    8 Ϝ   (            / d                                                                      ,ASUS Vivobook S 15            2asus,vivobook-s15 qcom,x1e80100          =laptop     chosen        clocks     xo-board             2fixed-clock          J          Z             g        sleep-clk            2fixed-clock          J           Z             g   3      bi-tcxo-div2-clk             2fixed-factor-clock           Z             o                v                        g   2      bi-tcxo-ao-div2-clk          2fixed-factor-clock           Z             o               v                        g           cpus                                 cpu@0            cpu          2qcom,oryon                            psci                                         
   psci perf            g      l2-cache             2cache                                  g            cpu@100          cpu          2qcom,oryon                           psci                                         
   psci perf            g         cpu@200          cpu          2qcom,oryon                           psci                                         
   psci perf            g         cpu@300          cpu          2qcom,oryon                           psci                                         
   psci perf            g         cpu@10000            cpu          2qcom,oryon                           psci                	            
            
   psci perf            g      l2-cache             2cache                                  g   	         cpu@10100            cpu          2qcom,oryon                          psci                	                        
   psci perf            g         cpu@10200            cpu          2qcom,oryon                          psci                	                        
   psci perf            g         cpu@10300            cpu          2qcom,oryon                          psci                	                        
   psci perf            g         cpu@20000            cpu          2qcom,oryon                           psci                                        
   psci perf            g      l2-cache             2cache                                  g            cpu@20100            cpu          2qcom,oryon                          psci                                        
   psci perf            g         cpu@20200            cpu          2qcom,oryon                          psci                                        
   psci perf            g         cpu@20300            cpu          2qcom,oryon                          psci                                        
   psci perf            g         cpu-map    cluster0       core0                     core1                     core2                     core3                        cluster1       core0                     core1                     core2                     core3                        cluster2             g     core0                     core1                     core2                     core3                           idle-states          psci       cpu-sleep-0          2arm,idle-state          ret                    -           >          N  X         g   (         domain-idle-states     cluster-sleep-0          2domain-idle-state             D        -  ^        >          N  	         g   +      cluster-sleep-1          2domain-idle-state             T        -          >          N  X         g   ,            dummy-sink           2arm,coresight-dummy-sink       in-ports       port       endpoint            _            g  A               firmware       scm          2qcom,scm-x1e80100 qcom,scm          o             !              }   "           g        scmi          	   2arm,scmi               #       #           tx rx              $   %                             protocol@13                                 g               interconnect-0           2qcom,x1e80100-clk-virt                        &         g   >      interconnect-1           2qcom,x1e80100-mc-virt                         &         g   !      memory@80000000          memory                                pmu          2arm,armv8-pmuv3                        psci             2arm,psci-1.0             smc    power-domain-cpu0                           '           (         g         power-domain-cpu1                           '           (         g         power-domain-cpu2                           '           (         g         power-domain-cpu3                           '           (         g         power-domain-cpu4                           )           (         g   
      power-domain-cpu5                           )           (         g         power-domain-cpu6                           )           (         g         power-domain-cpu7                           )           (         g         power-domain-cpu8                           *           (         g         power-domain-cpu9                           *           (         g         power-domain-cpu10                          *           (         g         power-domain-cpu11                          *           (         g         power-domain-cpu-cluster0                          +   ,            -         g   '      power-domain-cpu-cluster1                          +   ,            -         g   )      power-domain-cpu-cluster2                          +   ,            -         g   *      power-domain-system                      g   -         reserved-memory                                      gunyah-hyp@80000000                                          g        hyp-elf-package@80800000                                             g        ncc@80a00000                        @                    g        cpucp-log@80e00000                                          g        cpucp@80e40000                      T                    g        reserved-region@81380000                 8                        tags-region@81400000                 @                           g        xbl-dtlog@81a00000                                          g        xbl-ramdump@81a40000                                            g        aop-image@81c00000                                          g        aop-cmd-db@81c60000          2qcom,cmd-db                                         g        aop-config@81c80000                                         g        tme-crash-dump@81ca0000                                         g        tme-log@81ce0000                         @                   g        uefi-log@81ce4000                @                          g        secdata-apss@81cff000                                          g        pdp-ns-shared@81e00000                                          g        gpu-prr@81f00000                                            g        tpm-control@81f10000                                            g        usb-ucsi-shared@81f20000                                            g        pld-pep@81f30000                         `                   g        pld-gmu@81f36000                 `                          g        pld-pdp@81f37000                 p                          g        tz-stat@82700000                 p                           g        xbl-tmp-buffer@82800000                                         g        adsp-rpc-remote-heap@84b00000                                           g        spu-secure-shared-memory@85300000                0                           g        adsp-boot-dtb@866c0000               l                           g        spss-region@86700000                 p       @                    g        adsp-boot@86b00000                                          g        video@87700000               p       p                    g         adspslpi@87e00000                                          g         q6-adsp-dtb@8b800000                                            g         cdsp@8b900000                                           g        q6-cdsp-dtb@8d900000                                            g        gpu-microcode@8d9fe000                                          g         cvp@8da00000                        p                    g        camera@8e100000                                         g        av1-encoder@8e900000                        p                    g        reserved-region@8f000000                                          wpss@8fa00000                                          g        q6-wpss-dtb@91300000                 0                           g        xbl-sc@d8000000                                          g        reserved-region@d8040000                        
                 qtee@d80e0000                       R                    g        ta@d8600000              `                          g        tags@e1000000                       j                    g        llcc-lpi@ff800000                       `                    g        smem@ffe00000         
   2qcom,smem                                  	   .                     g        linux,cma            2shared-dma-pool                                           opp-table-qup100mhz          2operating-points-v2          g   J   opp-75000000            1    xh        8   /      opp-100000000           1             8   0         opp-table-qup120mhz          2operating-points-v2          g   C   opp-75000000            1    xh        8   /      opp-120000000           1    '         8   0         smp2p-adsp           2qcom,smp2p          F   1                    1              Z            d            s      master-kernel           master-kernel                       g         slave-kernel            slave-kernel                                 g            smp2p-cdsp           2qcom,smp2p          F   1                    1              Z   ^          d            s      master-kernel           master-kernel                       g        slave-kernel            slave-kernel                                 g           soc@0            2simple-bus                                                                                                  g     clock-controller@100000          2qcom,x1e80100-gcc                                    o   2   3   4   5   6   7       8       9       :                                                                                                                            ;             Z                                  g   =      mailbox@408000           2qcom,x1e80100-ipcc qcom,ipcc                  @                                                                  g   1      dma-controller@800000         *   2qcom,x1e80100-gpi-dma qcom,sm6350-gpi-dma                                                                                                                                                                    >                      <  6          	  $disabled             g   A      geniqup@8c0000           2qcom,geni-se-qup                                     o   =      =           +m-ahb s-ahb            <  #                                              $okay             g     i2c@880000           2qcom,geni-i2c                         @               (            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            8   /         J   A              A                  Otx rx           Y   B        cdefault                                 	  $disabled             g        spi@880000           2qcom,geni-spi                         @               (            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            q   C         J   A              A                  Otx rx           Y   D   E        cdefault                                 	  $disabled             g        i2c@884000           2qcom,geni-i2c                 @       @               )            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            8   /         J   A             A                 Otx rx           Y   F        cdefault                                 	  $disabled             g        spi@884000           2qcom,geni-spi                 @       @               )            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            q   C         J   A             A                 Otx rx           Y   G   H        cdefault                                 	  $disabled             g        i2c@888000           2qcom,geni-i2c                        @               *            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            8   /         J   A             A                 Otx rx           Y   I        cdefault                                 	  $disabled             g        spi@888000           2qcom,geni-spi                        @               *            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            q   J         J   A             A                 Otx rx           Y   K   L        cdefault                                 	  $disabled             g        i2c@88c000           2qcom,geni-i2c                        @               +            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            8   /         J   A             A                 Otx rx           Y   M        cdefault                                 	  $disabled             g        spi@88c000           2qcom,geni-spi                        @               +            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            q   J         J   A             A                 Otx rx           Y   N   O        cdefault                                 	  $disabled             g        i2c@890000           2qcom,geni-i2c                         @               ,            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            8   /         J   A             A                 Otx rx           Y   P        cdefault                                 	  $disabled             g        spi@890000           2qcom,geni-spi                         @               ,            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            q   J         J   A             A                 Otx rx           Y   Q   R        cdefault                                 	  $disabled             g        i2c@894000           2qcom,geni-i2c                 @       @               -            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            8   /         J   A             A                 Otx rx           Y   S        cdefault                                 	  $disabled             g        spi@894000           2qcom,geni-spi                 @       @               -            o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            q   J         J   A             A                 Otx rx           Y   T   U        cdefault                                 	  $disabled             g        serial@894000            2qcom,geni-uart                @       @               -            o   =           +se        0  o   >         >         ?         @              7qup-core qup-config             ;            q   J        Y   V        cdefault       	  $disabled             g        i2c@898000           2qcom,geni-i2c                        @                           o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            8   /         J   A             A                 Otx rx           Y   W        cdefault                                 	  $disabled             g        spi@898000           2qcom,geni-spi                        @                           o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            q   J         J   A             A                 Otx rx           Y   X   Y        cdefault                                 	  $disabled             g        i2c@89c000           2qcom,geni-i2c                        @                           o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            8   /         J   A             A                 Otx rx           Y   Z        cdefault                                 	  $disabled             g        spi@89c000           2qcom,geni-spi                        @                           o   =           +se        H  o   >         >         ?         @                   !              7qup-core qup-config qup-memory              ;            q   J         J   A             A                 Otx rx           Y   [   \        cdefault                                 	  $disabled             g           dma-controller@a00000         *   2qcom,x1e80100-gpi-dma qcom,sm6350-gpi-dma                                                 	         
                                                                                                          >                      <  6          	  $disabled             g   ^      geniqup@ac0000           2qcom,geni-se-qup                                     o   =      =           +m-ahb s-ahb            <  #                                              $okay             g     i2c@a80000           2qcom,geni-i2c                         @                            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            8   /         J   ^              ^                  Otx rx           Y   _        cdefault                                 	  $disabled             g        spi@a80000           2qcom,geni-spi                         @                            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            q   C         J   ^              ^                  Otx rx           Y   `   a        cdefault                                 	  $disabled             g        i2c@a84000           2qcom,geni-i2c                 @       @               !            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            8   /         J   ^             ^                 Otx rx           Y   b        cdefault                                 	  $disabled             g        spi@a84000           2qcom,geni-spi                 @       @               !            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            q   C         J   ^             ^                 Otx rx           Y   c   d        cdefault                                 	  $disabled             g        i2c@a88000           2qcom,geni-i2c                        @               "            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            8   /         J   ^             ^                 Otx rx           Y   e        cdefault                                 	  $disabled             g        spi@a88000           2qcom,geni-spi                        @               "            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            q   J         J   ^             ^                 Otx rx           Y   f   g        cdefault                                 	  $disabled             g        i2c@a8c000           2qcom,geni-i2c                        @               #            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            8   /         J   ^             ^                 Otx rx           Y   h        cdefault                                 	  $disabled             g        spi@a8c000           2qcom,geni-spi                        @               #            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            q   J         J   ^             ^                 Otx rx           Y   i   j        cdefault                                 	  $disabled             g        i2c@a90000           2qcom,geni-i2c                         @               $            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            8   /         J   ^             ^                 Otx rx           Y   k        cdefault                                 	  $disabled             g        spi@a90000           2qcom,geni-spi                         @               $            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            q   J         J   ^             ^                 Otx rx           Y   l   m        cdefault                                 	  $disabled             g        i2c@a94000           2qcom,geni-i2c                 @       @               %            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            8   /         J   ^             ^                 Otx rx           Y   n        cdefault                                 	  $disabled             g         spi@a94000           2qcom,geni-spi                 @       @               %            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            q   J         J   ^             ^                 Otx rx           Y   o   p        cdefault                                 	  $disabled             g        i2c@a98000           2qcom,geni-i2c                        @               &            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            8   /         J   ^             ^                 Otx rx           Y   q        cdefault                                 	  $disabled             g        spi@a98000           2qcom,geni-spi                        @               &            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            q   J         J   ^             ^                 Otx rx           Y   r   s        cdefault                                 	  $disabled             g        serial@a98000            2qcom,geni-uart                       @               &            o   =           +se        0  o   >         >         ?         @              7qup-core qup-config             ;            q   J        Y   t        cdefault         $okay             g     bluetooth            2qcom,wcn7850-bt          0            u           v           w           x           y           z           {         i2c@a9c000           2qcom,geni-i2c                        @               '            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            8   /         J   ^             ^                 Otx rx           Y   |        cdefault                                 	  $disabled             g        spi@a9c000           2qcom,geni-spi                        @               '            o   =           +se        H  o   >         >         ?         @         ]         !              7qup-core qup-config qup-memory              ;            q   J         J   ^             ^                 Otx rx           Y   }   ~        cdefault                                 	  $disabled             g           dma-controller@b00000         *   2qcom,x1e80100-gpi-dma qcom,sm6350-gpi-dma                                        L         M         N         O         P         Q         R         S         T         U         V         W                         >                      <  V          	  $disabled             g         geniqup@bc0000           2qcom,geni-se-qup                                     o   =      =           +m-ahb s-ahb            <  C                                              $okay             g     i2c@b80000           2qcom,geni-i2c                         @               u            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            8   /         J                                   Otx rx           Y           cdefault                                   $okay             J          g     touchpad@15          2hid-over-i2c                                   F                 Y           cdefault                   spi@b80000           2qcom,geni-spi                         @               u            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            q   C         J                                   Otx rx           Y              cdefault                                 	  $disabled             g  	      i2c@b84000           2qcom,geni-i2c                 @       @               G            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            8   /         J                                 Otx rx           Y           cdefault                                   $okay             J          g  
      spi@b84000           2qcom,geni-spi                 @       @               G            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            q   C         J                                 Otx rx           Y              cdefault                                 	  $disabled             g        i2c@b88000           2qcom,geni-i2c                        @               H            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            8   /         J                                 Otx rx           Y           cdefault                                 	  $disabled             g        serial@b88000            2qcom,geni-uart                       @               H            o   =           +se        0  o   >         >         ?         @              7qup-core qup-config             ;            q   J        Y           cdefault       	  $disabled             g        spi@b88000           2qcom,geni-spi                        @               H            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            q   J         J                                 Otx rx           Y              cdefault                                 	  $disabled             g        i2c@b8c000           2qcom,geni-i2c                        @               I            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            8   /         J                                 Otx rx           Y           cdefault                                   $okay             J          g        spi@b8c000           2qcom,geni-spi                        @               I            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            q   J         J                                 Otx rx           Y              cdefault                                 	  $disabled             g        i2c@b90000           2qcom,geni-i2c                         @               J            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            8   /         J                                 Otx rx           Y           cdefault                                 	  $disabled             g        spi@b90000           2qcom,geni-spi                         @               J            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            q   J         J                                 Otx rx           Y              cdefault                                 	  $disabled             g        i2c@b94000           2qcom,geni-i2c                 @       @               K            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            8   /         J                                 Otx rx           Y           cdefault                                   $okay             J          g     keyboard@3a          2hid-over-i2c                :                   F      C           Y           cdefault                redriver@43          2nxp,ptn3222             C                    '           5           C                 Y           cdefault          g         redriver@47          2nxp,ptn3222             G                    '           5           C                 Y           cdefault          g         redriver@4f          2nxp,ptn3222             O                    '           5           C                 Y           cdefault          g            spi@b94000           2qcom,geni-spi                 @       @               K            o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            q   J         J                                 Otx rx           Y              cdefault                                 	  $disabled             g        i2c@b98000           2qcom,geni-i2c                        @                           o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            8   /         J                                 Otx rx           Y           cdefault                                 	  $disabled             g        spi@b98000           2qcom,geni-spi                        @                           o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            q   J         J                                 Otx rx           Y              cdefault                                 	  $disabled             g        i2c@b9c000           2qcom,geni-i2c                        @                           o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            8   /         J                                 Otx rx           Y           cdefault                                   $okay             J          g        spi@b9c000           2qcom,geni-spi                        @                           o   =           +se        H  o   >         >         ?         @                    !              7qup-core qup-config qup-memory              ;            q   J         J                                 Otx rx           Y              cdefault                                 	  $disabled             g           thermal-sensor@c271000        "   2qcom,x1e80100-tsens qcom,tsens-v2                 '            "                 F                             Ouplow critical          _           m            g        thermal-sensor@c272000        "   2qcom,x1e80100-tsens qcom,tsens-v2                 '             "0                F                             Ouplow critical          _           m            g        thermal-sensor@c273000        "   2qcom,x1e80100-tsens qcom,tsens-v2                 '0            "@                F                             Ouplow critical          _           m            g        thermal-sensor@c274000        "   2qcom,x1e80100-tsens qcom,tsens-v2                 '@            "P                F                             Ouplow critical          _           m            g        phy@fd3000        8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy               0       T                     o   "           +ref            =   6        $okay                                              g         phy@fd5000           2qcom,x1e80100-qmp-usb3-dp-phy                 P       @           o   =            =     =          +aux ref com_aux usb3_pipe               =              =   D   =   O        phy common           Z                                        $okay                                   g   8   ports                                port@0                  endpoint            _            g           port@1                 endpoint            _            g            port@2                 endpoint            _            g                  phy@fd9000        8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                      T                     o   "           +ref            =   7        $okay                                              g         phy@fda000           2qcom,x1e80100-qmp-usb3-dp-phy                        @           o   =      "      =  "   =  #        +aux ref com_aux usb3_pipe               =              =   E   =   P        phy common           Z                                        $okay                                   g   9   ports                                port@0                  endpoint            _            g           port@1                 endpoint            _            g            port@2                 endpoint            _            g                 phy@fde000        8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                      T                     o   "           +ref            =   8      	  $disabled             g         phy@fdf000           2qcom,x1e80100-qmp-usb3-dp-phy                        @           o   =  $   "      =  &   =  '        +aux ref com_aux usb3_pipe               =              =   F   =   Q        phy common           Z                                      	  $disabled             g   :   ports                                port@0                  endpoint             g           port@1                 endpoint            _            g            port@2                 endpoint            _            g                 interconnect@1500000             2qcom,x1e80100-cnoc-main              P       D            &                    g         interconnect@1600000             2qcom,x1e80100-cnoc-cfg               `        f            &                    g   @      interconnect@1680000             2qcom,x1e80100-system-noc                 h                  &                    g        interconnect@16c0000             2qcom,x1e80100-pcie-south-anoc                l        Ѐ           &                    g         interconnect@16d0000             2qcom,x1e80100-pcie-center-anoc               m        p            &                    g        interconnect@16e0000             2qcom,x1e80100-aggre1-noc                 n       D            &                    g   ]      interconnect@1700000             2qcom,x1e80100-aggre2-noc                 p                   &                    g          interconnect@1740000             2qcom,x1e80100-pcie-north-anoc                t                   &                    g         interconnect@1750000             2qcom,x1e80100-usb-center-anoc                u                    &                    g        interconnect@1760000             2qcom,x1e80100-usb-north-anoc                 v        p           &                    g         interconnect@1770000             2qcom,x1e80100-usb-south-anoc                 w                   &                    g         interconnect@1780000             2qcom,x1e80100-mmss-noc               x                   &                    g         pcie@1bd0000             pci          2qcom,pcie-x1e80100        `               0     x              x @           x             x             0                parf dbi elbi atu config mhi                                   T                 x                 x0      x0              @      @       @                                              %         l                                     D                                                 y         /  Omsi0 msi1 msi2 msi3 msi4 msi5 msi6 msi7 global                     /                       B                                                                                                                                                      8   o   =   T   =   V   =   W   =   ^   =   _   =      =   !      <  +aux cfg bus_master bus_slave slave_q2a noc_aggr cnoc_sf_axi         P   =   T        `$       0  o             !         ?                       7pcie-mem cpu-pcie              =      =           pci link_down               =              4        upciephy         UUUUUUUUUUUUUUUU        UUUUUUUU        q         	  $disabled             g     opp-table            2operating-points-v2          g      opp-2500000-1           1     &%        8   /         А                    opp-5000000-1           1     LK@        8   /                              opp-10000000-1          1             8   /         B@                    opp-20000000-1          1    1-         8   /                             opp-5000000-2           1     LK@        8   /                              opp-10000000-2          1             8   /         B@                    opp-20000000-2          1    1-         8   /                             opp-40000000-2          1    bZ         8   /         =	                     opp-8000000-3           1     z         8   0                             opp-16000000-3          1     $         8   0         h                    opp-32000000-3          1    H         8   0         <                    opp-64000000-3          1    А         8   0         x-                    opp-16000000-4          1     $         8   0         h                    opp-32000000-4          1    H         8   0         <                    opp-64000000-4          1    А         8   0         x-                    opp-128000000-4         1              8   0         _(                       pcie@0           pci          2pciclass,0604                                                                                         g           phy@1be0000       "   2qcom,x1e80100-qmp-gen4x8-pcie-phy                               0   o   =   X   =   V   "      =   Y   =   [   =   ]      $  +aux cfg_ahb ref rchng pipe pipediv2            =      =           phy phy_nocsr           P   =   Y        `             =            Z            pcie3_pipe_clk                    	  $disabled             g   4      pci@1bf8000          pci          2qcom,pcie-x1e80100        `              0     p              p @           p             p                             parf dbi elbi atu config mhi                                   8                 p                 p0      p0                                                   %                              l                          E         F         G         H         I         J                  /  Omsi0 msi1 msi2 msi3 msi4 msi5 msi6 msi7 global                     /                       B                                K                                   L                                   M                                            8   o   =   v   =   x   =   y   =      =      =      =   "      <  +aux cfg bus_master bus_slave slave_q2a noc_aggr cnoc_sf_axi         P   =   v        `$       0  o            !         ?                       7pcie-mem cpu-pcie              =   "   =   #        pci link_down               =   
        8              7        upciephy         UUUUUUUU        UUUU        $okay                                                         Y           cdefault          g        phy@1bfc000       "   2qcom,x1e80100-qmp-gen4x4-pcie-phy                                             0   o   =   z   =   x   "   
   =   {   =   }   =         $  +aux cfg_ahb ref rchng pipe pipediv2            =   %   =   $        phy phy_nocsr           P   =   {        `             =   	           "               Z            pcie6a_pipe_clk                     $okay                                   g   7      pci@1c00000          pci          2qcom,pcie-x1e80100        `               0     ~             ~ @           ~             ~             0                parf dbi elbi atu config mhi                                   8                 ~                 ~0      ~0                                                   %         l         ^          _          `          Y          V          R          M          N                   /  Omsi0 msi1 msi2 msi3 msi4 msi5 msi6 msi7 global                     /                       B                                 F                                    G                                    H                                    I         8   o   =   k   =   m   =   n   =   t   =   u   =      =   !      <  +aux cfg bus_master bus_slave slave_q2a noc_aggr cnoc_sf_axi         P   =   k        `$       0  o            !         ?                       7pcie-mem cpu-pcie              =      =           pci link_down               =           8              6        upciephy         UUUU      	  $disabled             g         phy@1c06000       "   2qcom,x1e80100-qmp-gen3x2-pcie-phy                `               0   o   =   k   =   m   "      =   o   =   q   =   s      $  +aux cfg_ahb ref rchng pipe pipediv2            =       =           phy phy_nocsr           P   =   o        `             =            Z            pcie5_pipe_clk                    	  $disabled             g   6      pci@1c08000          pci          2qcom,pcie-x1e80100        `              0     |             | @           |             |                             parf dbi elbi atu config mhi                                   8                 |                 |0      |0                                                   %                              l                                                                                                  /  Omsi0 msi1 msi2 msi3 msi4 msi5 msi6 msi7 global                     /                       B                                                                                                                                                      8   o   =   `   =   b   =   c   =   i   =   j   =      =   !      <  +aux cfg bus_master bus_slave slave_q2a noc_aggr cnoc_sf_axi         P   =   `        `$       0  o            !         ?                       7pcie-mem cpu-pcie              =      =           pci link_down               =           8              5        upciephy         UUUU        $okay                                              Y           cdefault          g  !   pcie@0           pci                                                                                       g  "   wifi@0           2pci17cb,1107                                           u           v           w           x           y           z           {                   !               phy@1c0e000       "   2qcom,x1e80100-qmp-gen3x2-pcie-phy                               0   o   =   `   =   b   "       =   d   =   f   =   h      $  +aux cfg_ahb ref rchng pipe pipediv2            =      =           phy phy_nocsr           P   =   d        `             =            Z            pcie4_pipe_clk                      $okay                                   g   5      hwlock@1f40000           2qcom,tcsr-mutex                               3            g   .      clock-controller@1fc0000             2qcom,x1e80100-tcsr syscon                                  o                Z                       g   "      gpu@3d00000       !   2qcom,adreno-43050c01 qcom,adreno          0                                              #  kgsl_3d0_reg_memory cx_mem cx_dbgc                ,                                        q           A           J           Y         
  espeed_bin           o   ?          !               7gfx-mem         $okay             g     zap-shader          v         5  qcom/x1e80100/ASUSTeK/vivobook-s15/qcdxkmsuc8380.mbn             g  #      opp-table         /   2operating-points-v2-adreno operating-points-v2           g      opp-1500000000          1    Yh/                             *_                 opp-1375000000          1    Q                            *_                 opp-1250000000          1    J|                            *_                 opp-1175000000          1    F	                   ۳        *_                 opp-1100000000-0            1    A                    ۳        *_                 opp-1100000000-1            1    A                             *_                 opp-1000000000          1    ;                    ۳        +_                 opp-925000000           1    7"a@          @         ۳        +_                 opp-800000000           1    /                             ,_                 opp-744000000           1    ,X                             ._                 opp-687000000-0         1    (                    |c        ._                 opp-687000000-1         1    (                             ._                 opp-550000000           1     U                    \k        (_                 opp-390000000           1    >           @         -        (_                 opp-300000000           1                8                  +_                       gmu@3d6a000       '   2qcom,adreno-gmu-x185.1 qcom,adreno-gmu        0       ֠      P                  (                 gmu rscc gmu_pdc                  0         1           Ohfi gmu       8   o                      =   $   =   7                  !  +ahb gmu cxo axi memnoc hub demet                                   cx gx                                        q            g      opp-table            2operating-points-v2          g      opp-550000000           1     U                 opp-220000000           1                @            clock-controller@3d90000             2qcom,x1e80100-gpucc                                o   2   =   5   =   6         Z                                  g         iommu@3da0000         B   2qcom,x1e80100-smmu-500 qcom,adreno-smmu qcom,smmu-500 arm,mmu-500                                                    8                                                                                                                                      >         ?         @         A                                                                                     o         =   7   =   8               +hlos bus iface ahb                                    g         interconnect@26400000            2qcom,x1e80100-gem-noc                &@       1            &                    g   ?      interconnect@320c0000            2qcom,x1e80100-nsp-noc                2                   &                    g        remoteproc@6800000           2qcom,x1e80100-adsp-pas                              <  F                                                    #  Owdog fatal ready handover stop-ack           o               +xo              ;      ;            lcx lmx         o             !              v                                        stop            $okay          c  qcom/x1e80100/ASUSTeK/vivobook-s15/qcadsp8380.mbn qcom/x1e80100/ASUSTeK/vivobook-s15/adsp_dtbs.elf           g  $   glink-edge          F   1                     1               lpass           s      fastrpc          2qcom,fastrpc            fastrpcglink-apps-dsp           adsp                                           compute-cb@3             2qcom,fastrpc-compute-cb                        <        <  c                   compute-cb@4             2qcom,fastrpc-compute-cb                        <        <  d                   compute-cb@5             2qcom,fastrpc-compute-cb                        <        <  e                   compute-cb@6             2qcom,fastrpc-compute-cb                        <        <  f                   compute-cb@7             2qcom,fastrpc-compute-cb                        <        <  g                      gpr       	   2qcom,gpr          
  adsp_apps           7           C                                   service@1            2qcom,q6apm                      P            aavs/audio msm/adsp/audio_pd          g  %   bedais           2qcom,q6apm-lpass-dais           P            g  &      dais             2qcom,q6apm-dais            <        <  a             g  '         service@2            2qcom,q6prm                      aavs/audio msm/adsp/audio_pd          g  (   clock-controller             2qcom,q6prm-lpass-clocks          Z            g                     codec@6aa0000         :   2qcom,x1e80100-lpass-wsa-macro qcom,sm8550-lpass-wsa-macro                               (   o      D         f         g              +mclk macro dcodec fsgen          Z          
  wsa2-mclk           P           xWSA2             g         soundwire@6ab0000            2qcom,soundwire-v2.0.0                                  o           +iface                             WSA2            Y           cdefault                       swr_audio_cgcr                        	           ?   ?                                                                                           9           V                                     P         	  $disabled             g  )      codec@6ac0000         8   2qcom,x1e80100-lpass-rx-macro qcom,sm8550-lpass-rx-macro                             (   o      @         f         g              +mclk macro dcodec fsgen          Z            mclk            P            g         soundwire@6ad0000            2qcom,soundwire-v2.0.0                                  o           +iface                             RX          Y           cdefault                        swr_audio_cgcr                                                                                                             9        V                                      P         	  $disabled             g  *      codec@6ae0000         8   2qcom,x1e80100-lpass-tx-macro qcom,sm8550-lpass-tx-macro                             (   o      9         f         g              +mclk macro dcodec fsgen          Z            mclk            P            g         codec@6b00000         :   2qcom,x1e80100-lpass-wsa-macro qcom,sm8550-lpass-wsa-macro                               (   o      B         f         g              +mclk macro dcodec fsgen          Z            mclk            P           xWSA          g         soundwire@6b10000            2qcom,soundwire-v2.0.0                                  o           +iface                             WSA         Y           cdefault                       swr_audio_cgcr                        	           ?   ?                                                                                           9           V                                     P         	  $disabled             g  +      clock-controller@6b6c000          6   2qcom,x1e80100-lpassaudiocc qcom,sc8280xp-lpassaudiocc                                 Z                       g         soundwire@6d30000            2qcom,soundwire-v2.0.0                                  o           +iface                                     Ocore wakeup         TX                         swr_audio_cgcr          Y           cdefault                               n                                                                                      9           V                                       P         	  $disabled             g  ,      codec@6d44000         8   2qcom,x1e80100-lpass-va-macro qcom,sm8550-lpass-va-macro              @              $   o      9         f         g           +mclk macro dcodec            Z            fsgen           P            g         pinctrl@6e80000       >   2qcom,x1e80100-lpass-lpi-pinctrl qcom,sm8550-lpass-lpi-pinctrl                              %                  o      f         g           +core audio                                                     g      tx-swr-active-state          g      clk-pins            gpio0           swr_tx_clk                                       data-pins           gpio1 gpio2         swr_tx_data                                         rx-swr-active-state          g      clk-pins            gpio3           swr_rx_clk                                       data-pins           gpio4 gpio5         swr_rx_data                                         dmic01-default-state             g  -   clk-pins            gpio6         
  dmic1_clk                             data-pins           gpio7           dmic1_data                               dmic23-default-state             g  .   clk-pins            gpio8         
  dmic2_clk                             data-pins           gpio9           dmic2_data                               wsa-swr-active-state             g      clk-pins            gpio10          wsa_swr_clk                                      data-pins           gpio11          wsa_swr_data                                            wsa2-swr-active-state            g      clk-pins            gpio15          wsa2_swr_clk                                         data-pins           gpio16          wsa2_swr_data                                              clock-controller@6ea0000          ,   2qcom,x1e80100-lpasscc qcom,sc8280xp-lpasscc                                Z                       g         interconnect@7e40000             2qcom,x1e80100-lpass-ag-noc                                  &                    g  /      interconnect@7400000             2qcom,x1e80100-lpass-lpiaon-noc               @                  &                    g  0      interconnect@7430000             2qcom,x1e80100-lpass-lpicx-noc                C                   &                    g         mmc@8804000       &   2qcom,x1e80100-sdhci qcom,sdhci-msm-v5                @                                            Ohc_irq pwr_irq           o   =      =                  +iface core xo              <               	
 d,        	h            ;            q         0  o             !         ?         @              7sdhc-ddr cpu-sdhc           	*                  	  $disabled             g  1   opp-table            2operating-points-v2          g      opp-19200000            1    $         8         opp-50000000            1            8   /      opp-100000000           1             8   0      opp-202000000           1    
F        8               mmc@8844000       &   2qcom,x1e80100-sdhci qcom,sdhci-msm-v5                @                                           Ohc_irq pwr_irq           o   =      =                  +iface core xo              <  `            	
 d,        	h            ;            q         0  o             !         ?         @              7sdhc-ddr cpu-sdhc           	*                  	  $disabled             g  2   opp-table            2operating-points-v2          g      opp-19200000            1    $         8         opp-50000000            1            8   /      opp-100000000           1             8   0      opp-202000000           1    
F        8               phy@88e0000       8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                      T                     o   "   	        +ref            =   9        $okay                                              g         phy@88e1000       8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                     T                     o   "           +ref            =   4        $okay                                              g         phy@88e2000       8   2qcom,x1e80100-snps-eusb2-phy qcom,sm8550-snps-eusb2-phy                      T                     o   "           +ref            =   5        $okay                                              g         phy@88e3000          2qcom,x1e80100-qmp-usb3-uni-phy               0                   o   =            =     =          +aux ref com_aux pipe               =   G   =   L        phy phy_phy             =            Z            usb_mp_phy0_pipe_clk                        $okay                                   g         phy@88e5000          2qcom,x1e80100-qmp-usb3-uni-phy               P                   o   =            =     =          +aux ref com_aux pipe               =   H   =   M        phy phy_phy             =            Z            usb_mp_phy1_pipe_clk                        $okay                                   g         usb@a0f8800          2qcom,x1e80100-dwc3 qcom,dwc3                 
              H   o   =      =     =      =     =     =      =       =      =         R  +cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           P   =     =          `$        4  F         r         :         9         
         1  Opwr_event dp_hs_phy_irq dm_hs_phy_irq ss_phy_irq                =           8              =   A      0  o            !         ?         @   %           7usb-ddr apps-usb                                                     	  $disabled             g  3   usb@a000000       
   2snps,dwc3                
                        a              <                    :            uusb2-phy usb3-phy            	4         	M         	e         	{         	                  g  4   ports                                port@0                  endpoint             g  5         port@1                 endpoint            _            g                     usb@a2f8800          2qcom,x1e80100-dwc3 qcom,dwc3                 
/                                                H   o   =      =      =      =      =      =      =       =      =         R  +cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           P   =      =           `$        (  F                   2         1         &  Opwr_event dp_hs_phy_irq dm_hs_phy_irq               =           8              =   =      0  o             !         ?         @   "           7usb-ddr apps-usb             	                 $okay             g  6   usb@a200000       
   2snps,dwc3                
                                       <                       	  uusb2-phy            	high-speed           	{         	                 	host             g  7   port       endpoint             g  8               usb@a4f8800           2qcom,x1e80100-dwc3-mp qcom,dwc3              
O              H   o   =      =      =      =     =     =      =       =      =         R  +cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           P   =     =           `$          F         9            :            5            8         4         3         6         5         7         8         l  Opwr_event_1 pwr_event_2 hs_phy_1 hs_phy_2 dp_hs_phy_1 dm_hs_phy_1 dp_hs_phy_2 dm_hs_phy_2 ss_phy_1 ss_phy_2             =           8              =   >      0  o            !         ?         @   &           7usb-ddr apps-usb                                                       $okay             g  9   usb@a400000       
   2snps,dwc3                
@                       3              <                                   uusb2-0 usb3-0 usb2-1 usb3-1         	host             	4         	M         	e         	{         	                  g  :         usb@a6f8800          2qcom,x1e80100-dwc3 qcom,dwc3                 
o              H   o   =      =     =      =  
   =     =      =      =      =         R  +cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           P   =     =          `$        4  F         s         =                           1  Opwr_event dp_hs_phy_irq dm_hs_phy_irq ss_phy_irq                =           8              =   ?                                                   $okay             g  ;   usb@a600000       
   2snps,dwc3                
`                       c              <                     8            uusb2-phy usb3-phy            	4         	M         	e         	{         	                 	host             g  <   ports                                port@0                  endpoint            _            g           port@1                 endpoint            _            g                     usb@a8f8800          2qcom,x1e80100-dwc3 qcom,dwc3                 
              H   o   =      =     =      =     =     =      =       =      =         R  +cfg_noc core iface sleep mock_utmi noc_aggr noc_aggr_north noc_aggr_south noc_sys           P   =     =          `$        4  F         t         <                  /         1  Opwr_event dp_hs_phy_irq dm_hs_phy_irq ss_phy_irq                =           8              =   @      0  o            !         ?         @   $           7usb-ddr apps-usb                                                       $okay             g  =   usb@a800000       
   2snps,dwc3                
                       e              <  `                  9            uusb2-phy usb3-phy            	4         	M         	e         	{         	                 	host             g  >   ports                                port@0                  endpoint            _            g           port@1                 endpoint            _            g                     video-codec@aa00000       $   2qcom,x1e80100-iris qcom,sm8550-iris              
                                                     ;   
   ;            venus vcodec0 mxc mmcx          q            o   =  Y                     +iface core vcodec0_core       0  o   ?         @   *               !              7cpu-cfg video-mem           v              =   X        bus            <  @       <  G                   	  $disabled             g  ?   opp-table            2operating-points-v2          g      opp-192000000           1    q         8            opp-240000000           1    N         8   0   /      opp-338000000           1    %x        8   0   0      opp-366000000           1    з        8            opp-444000000           1    v         8            opp-481000000           1    z@        8                  clock-controller@aaf0000             2qcom,x1e80100-videocc                
                  o   2   =  X            ;      ;   
        8   /   /         Z                                  g         display-subsystem@ae00000            2qcom,x1e80100-mdss               
                 mdss                   S            o         =   &      :                     H  o            ?         !          !         ?         @              7mdp0-mem mdp1-mem cpu-cfg                              <                                                                    $okay             g      display-controller@ae01000           2qcom,x1e80100-dpu                 
           
               	  mdp vbif            F             (   o   =   &            =      :      F        +nrt_bus iface lut core vsync            q               ;            g  @   ports                                port@0                  endpoint            _            g            port@4                 endpoint            _            g           port@5                 endpoint            _            g  
         port@6                 endpoint            _            g              opp-table            2operating-points-v2          g      opp-200000000           1             8   /      opp-325000000           1    _@        8   0      opp-375000000           1    Z        8         opp-514000000           1            8         opp-575000000           1    "E        8               displayport-controller@ae90000           2qcom,x1e80100-dp          P       
             
            
            
            
                F            0   o                                          J  +core_iface core_aux ctrl_link ctrl_link_iface stream_pixel stream_1_pixel           P                          	   8      8      8           q               ;              8           udp          P          	  $disabled             g  A   ports                                port@0                  endpoint            _            g            port@1                 endpoint            	                     _            g               opp-table            2operating-points-v2          g      opp-160000000           1    	h         8   /      opp-270000000           1    ߀        8   0      opp-540000000           1     /         8         opp-810000000           1    0G        8               displayport-controller@ae98000           2qcom,x1e80100-dp          P       
            
            
            
            
                F            0   o                                          J  +core_iface core_aux ctrl_link ctrl_link_iface stream_pixel stream_1_pixel           P                           	   9      9      9           q              ;              9           udp          P          	  $disabled             g  B   ports                                port@0                  endpoint            _           g            port@1                 endpoint            	                     _           g               opp-table            2operating-points-v2          g     opp-160000000           1    	h         8   /      opp-270000000           1    ߀        8   0      opp-540000000           1     /         8         opp-810000000           1    0G        8               displayport-controller@ae9a000           2qcom,x1e80100-dp          P       
            
            
            
            
                F            0   o            "      $      '      (      *      J  +core_iface core_aux ctrl_link ctrl_link_iface stream_pixel stream_1_pixel           P      %      )      +        	   :      :      :           q              ;              :           udp          P          	  $disabled             g  C   ports                                port@0                  endpoint            _           g            port@1                 endpoint            	                     _           g               opp-table            2operating-points-v2          g     opp-160000000           1    	h         8   /      opp-270000000           1    ߀        8   0      opp-540000000           1     /         8         opp-810000000           1    0G        8               displayport-controller@aea0000           2qcom,x1e80100-dp          P       
             
            
            
            
                F            (   o            -      /      2      3      ;  +core_iface core_aux ctrl_link ctrl_link_iface stream_pixel          P      0      4        	                   q              ;                     udp          $okay            Y  	        cdefault          g  D   ports                                port@0                  endpoint            _  
         g            port@1                 endpoint            	                      
     `=         Av    1         _           g              opp-table            2operating-points-v2          g     opp-160000000           1    	h         8   /      opp-270000000           1    ߀        8   0      opp-540000000           1     /         8         opp-810000000           1    0G        8            aux-bus    panel         &   2samsung,atna56ac03 samsung,atna33xc20           
                 
          Y          cdefault    port       endpoint            _           g                       phy@aec2a00          2qcom,x1e80100-dp-phy          @       
*           
"            
&            
                 o      "         "           +aux cfg_ahb ref             ;            Z                     	  $disabled             g  E      phy@aec5a00          2qcom,x1e80100-dp-phy          @       
Z           
R            
V            
P                o      -         "           +aux cfg_ahb ref             ;            Z                       $okay                                   g        clock-controller@af00000             2qcom,x1e80100-dispcc                 
               d   o   2     =   %   3                   8      8      9      9      :      :                          ;           8   /         Z                                  g         interrupt-controller@b220000             2qcom,x1e80100-pdc qcom,pdc                "             @        d      H  
+         *   *         /  
   4   c  a                 0                                             g         power-management@c300000          %   2qcom,x1e80100-aoss-qmp qcom,aoss-qmp                 0                      1        F   1                      1                 Z             g         sram@c3f0000             2qcom,rpmh-stats              ?               arbiter@c400000          2qcom,x1e80100-spmi-pmic-arb       0       @        0     P       @      D                 core chnls obsrvr           
;            
C                                               g  F   spmi@c42d000                  B       @     L               
  cnfg intr           Operiph_irq          F                                                                g  G   pmic@0           2qcom,pm8550 qcom,spmi-pmic                                                      g  H   pon@1300             2qcom,pmk8350-pon                         	  hlos pbs             g  I   pwrkey           2qcom,pmk8350-pwrkey                              
P   t         g  J      resin            2qcom,pmk8350-resin                             	  $disabled             g  K         rtc@6100             2qcom,pmk8350-rtc               a   b       
  rtc alarm                  b               
[         
i         g  L      nvram@7100           2qcom,spmi-sdam             q                                        q             g  M   reboot-reason@48                H           
|               g  N         nvram@7e00           2qcom,spmi-sdam             ~                                        ~             g  O   charge-limit-en@73              s            g  P      charge-limit-end@75             u            g  Q      charge-limit-delta@76               v            g  R         gpio@8800         !   2qcom,pmk8550-gpio qcom,spmi-gpio                                                                                      g        pwm          2qcom,pmk8550-pwm            
         	  $disabled             g  S         pmic@1           2qcom,pm8550 qcom,spmi-pmic                                                     g  T   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
               m             g        gpio@8800             2qcom,pm8550-gpio qcom,spmi-gpio                                                                                   g        led-controller@ee00       *   2qcom,pm8550-flash-led qcom,spmi-flash-led                     	  $disabled             g  U      pwm       !   2qcom,pm8550-pwm qcom,pm8350c-pwm            
         	  $disabled             g  V         pmic@2           2qcom,pm8550 qcom,spmi-pmic                                                     g  W   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
               m             g        gpio@8800         "   2qcom,pm8550ve-gpio qcom,spmi-gpio                                                                                     g           pmic@3           2qcom,pmc8380 qcom,spmi-pmic                                                    g  X   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
               m             g        gpio@8800         !   2qcom,pmc8380-gpio qcom,spmi-gpio                                              
                                        g     edp-bl-en-state         gpio4           normal          
           
            
         
         
         g              pmic@4           2qcom,pmc8380 qcom,spmi-pmic                                                    g  Y   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
               m             g        gpio@8800         !   2qcom,pmc8380-gpio qcom,spmi-gpio                                              
                                        g           pmic@5           2qcom,pmc8380 qcom,spmi-pmic                                                    g  Z   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
               m             g        gpio@8800         !   2qcom,pmc8380-gpio qcom,spmi-gpio                                              
                                        g           pmic@6           2qcom,pmc8380 qcom,spmi-pmic                                                    g  [   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
               m             g        gpio@8800         !   2qcom,pmc8380-gpio qcom,spmi-gpio                                              
                                        g           pmic@8           2qcom,pm8550 qcom,spmi-pmic                                                     g  \   temp-alarm@a00           2qcom,spmi-temp-alarm               
               
               m             g        gpio@8800         "   2qcom,pm8550ve-gpio qcom,spmi-gpio                                                                                     g           pmic@9           2qcom,pm8550 qcom,spmi-pmic              	                                       g  ]   temp-alarm@a00           2qcom,spmi-temp-alarm               
            	   
               m             g        gpio@8800         "   2qcom,pm8550ve-gpio qcom,spmi-gpio                                                                                     g           pmic@c           2qcom,pm8010 qcom,spmi-pmic                                                  	  $disabled             g  ^   temp-alarm@2400          2qcom,spmi-temp-alarm               $               $               m             g              spmi@c432000                  C        @     M               
  cnfg intr           Operiph_irq          F                                                                g  _   pmic@7           2qcom,smb2360 qcom,spmi-pmic                                                   $okay             g  `   phy@fd00             2qcom,smb2360-eusb2-repeater                                 
          
           g            pmic@a           2qcom,smb2360 qcom,spmi-pmic             
                                      $okay             g  a   phy@fd00             2qcom,smb2360-eusb2-repeater                                 
          
           g            pmic@b           2qcom,smb2360 qcom,spmi-pmic                                                 	  $disabled             g  b   phy@fd00             2qcom,smb2360-eusb2-repeater                                  g  c         pmic@c           2qcom,smb2360 qcom,spmi-pmic                                                 	  $disabled             g  d   phy@fd00             2qcom,smb2360-eusb2-repeater                                  g  e               pinctrl@f100000          2qcom,x1e80100-tlmm                                                                                                                
           
   "      ,                  g      edp0-hpd-default-state          gpio119       	  edp0_hot                      g  	      qup-i2c0-data-clk-state         gpio0 gpio1       	  qup0_se0                                  g         qup-i2c1-data-clk-state         gpio4 gpio5       	  qup0_se1                                  g         qup-i2c2-data-clk-state         gpio8 gpio9       	  qup0_se2                                  g         qup-i2c3-data-clk-state         gpio12 gpio13         	  qup0_se3                                  g         qup-i2c4-data-clk-state         gpio16 gpio17         	  qup0_se4                                  g         qup-i2c5-data-clk-state         gpio20 gpio21         	  qup0_se5                                  g         qup-i2c6-data-clk-state         gpio24 gpio25         	  qup0_se6                                  g         qup-i2c7-data-clk-state         gpio14 gpio15         	  qup0_se7                                  g         qup-i2c8-data-clk-state         gpio32 gpio33         	  qup1_se0                                  g   _      qup-i2c9-data-clk-state         gpio36 gpio37         	  qup1_se1                                  g   b      qup-i2c10-data-clk-state            gpio40 gpio41         	  qup1_se2                                  g   e      qup-i2c11-data-clk-state            gpio44 gpio45         	  qup1_se3                                  g   h      qup-i2c12-data-clk-state            gpio48 gpio49         	  qup1_se4                                  g   k      qup-i2c13-data-clk-state            gpio52 gpio53         	  qup1_se5                                  g   n      qup-i2c14-data-clk-state            gpio56 gpio57         	  qup1_se6                                  g   q      qup-i2c15-data-clk-state            gpio54 gpio55         	  qup1_se7                                  g   |      qup-i2c16-data-clk-state            gpio64 gpio65         	  qup2_se0                                  g   B      qup-i2c17-data-clk-state            gpio68 gpio69         	  qup2_se1                                  g   F      qup-i2c18-data-clk-state            gpio72 gpio73         	  qup2_se2                                  g   I      qup-i2c19-data-clk-state            gpio76 gpio77         	  qup2_se3                                  g   M      qup-i2c20-data-clk-state            gpio80 gpio81         	  qup2_se4                                  g   P      qup-i2c21-data-clk-state            gpio84 gpio85         	  qup2_se5                                  g   S      qup-i2c22-data-clk-state            gpio88 gpio89         	  qup2_se6                                  g   W      qup-i2c23-data-clk-state            gpio86 gpio87         	  qup2_se7                                  g   Z      qup-spi0-cs-state           gpio3         	  qup0_se0                                 g         qup-spi0-data-clk-state         gpio0 gpio1 gpio2         	  qup0_se0                                 g         qup-spi1-cs-state           gpio7         	  qup0_se1                                 g         qup-spi1-data-clk-state         gpio4 gpio5 gpio6         	  qup0_se1                                 g         qup-spi2-cs-state           gpio11        	  qup0_se2                                 g         qup-spi2-data-clk-state         gpio8 gpio9 gpio10        	  qup0_se2                                 g         qup-spi3-cs-state           gpio15        	  qup0_se3                                 g         qup-spi3-data-clk-state         gpio12 gpio13 gpio14          	  qup0_se3                                 g         qup-spi4-cs-state           gpio19        	  qup0_se4                                 g         qup-spi4-data-clk-state         gpio16 gpio17 gpio18          	  qup0_se4                                 g         qup-spi5-cs-state           gpio23        	  qup0_se5                                 g         qup-spi5-data-clk-state         gpio20 gpio21 gpio22          	  qup0_se5                                 g         qup-spi6-cs-state           gpio27        	  qup0_se6                                 g         qup-spi6-data-clk-state         gpio24 gpio25 gpio26          	  qup0_se6                                 g         qup-spi7-cs-state           gpio13        	  qup0_se7                                 g         qup-spi7-data-clk-state         gpio14 gpio15 gpio12          	  qup0_se7                                 g         qup-spi8-cs-state           gpio35        	  qup1_se0                                 g   a      qup-spi8-data-clk-state         gpio32 gpio33 gpio34          	  qup1_se0                                 g   `      qup-spi9-cs-state           gpio39        	  qup1_se1                                 g   d      qup-spi9-data-clk-state         gpio36 gpio37 gpio38          	  qup1_se1                                 g   c      qup-spi10-cs-state          gpio43        	  qup1_se2                                 g   g      qup-spi10-data-clk-state            gpio40 gpio41 gpio42          	  qup1_se2                                 g   f      qup-spi11-cs-state          gpio47        	  qup1_se3                                 g   j      qup-spi11-data-clk-state            gpio44 gpio45 gpio46          	  qup1_se3                                 g   i      qup-spi12-cs-state          gpio51        	  qup1_se4                                 g   m      qup-spi12-data-clk-state            gpio48 gpio49 gpio50          	  qup1_se4                                 g   l      qup-spi13-cs-state          gpio55        	  qup1_se5                                 g   p      qup-spi13-data-clk-state            gpio52 gpio53 gpio54          	  qup1_se5                                 g   o      qup-spi14-cs-state          gpio59        	  qup1_se6                                 g   s      qup-spi14-data-clk-state            gpio56 gpio57 gpio58          	  qup1_se6                                 g   r      qup-spi15-cs-state          gpio53        	  qup1_se7                                 g   ~      qup-spi15-data-clk-state            gpio54 gpio55 gpio52          	  qup1_se7                                 g   }      qup-spi16-cs-state          gpio67        	  qup2_se0                                 g   E      qup-spi16-data-clk-state            gpio64 gpio65 gpio66          	  qup2_se0                                 g   D      qup-spi17-cs-state          gpio71        	  qup2_se1                                 g   H      qup-spi17-data-clk-state            gpio68 gpio69 gpio70          	  qup2_se1                                 g   G      qup-spi18-cs-state          gpio75        	  qup2_se2                                 g   L      qup-spi18-data-clk-state            gpio72 gpio73 gpio74          	  qup2_se2                                 g   K      qup-spi19-cs-state          gpio79        	  qup2_se3                                 g   O      qup-spi19-data-clk-state            gpio76 gpio77 gpio78          	  qup2_se3                                 g   N      qup-spi20-cs-state          gpio83        	  qup2_se4                                 g   R      qup-spi20-data-clk-state            gpio80 gpio81 gpio82          	  qup2_se4                                 g   Q      qup-spi21-cs-state          gpio87        	  qup2_se5                                 g   U      qup-spi21-data-clk-state            gpio84 gpio85 gpio86          	  qup2_se5                                 g   T      qup-spi22-cs-state          gpio91        	  qup2_se6                                 g   Y      qup-spi22-data-clk-state            gpio88 gpio89 gpio90          	  qup2_se6                                 g   X      qup-spi23-cs-state          gpio85        	  qup2_se7                                 g   \      qup-spi23-data-clk-state            gpio86 gpio87 gpio84          	  qup2_se7                                 g   [      qup-uart2-default-state          g      cts-pins            gpio8         	  qup0_se2                              rts-pins            gpio9         	  qup0_se2                              tx-pins         gpio10        	  qup0_se2                              rx-pins         gpio11        	  qup0_se2                                 qup-uart14-default-state             g   t   cts-pins            gpio56        	  qup1_se6                   rts-pins            gpio57        	  qup1_se6                              tx-pins         gpio58        	  qup1_se6                              rx-pins         gpio59        	  qup1_se6                      qup-uart21-default-state             g   V   tx-pins         gpio86        	  qup2_se5                              rx-pins         gpio87        	  qup2_se5                                 sdc2-default-state           g  f   clk-pins          	  sdc2_clk                              cmd-pins          	  sdc2_cmd               
               data-pins         
  sdc2_data              
                  sdc2-sleep-state             g  g   clk-pins          	  sdc2_clk                              cmd-pins          	  sdc2_cmd                              data-pins         
  sdc2_data                                edp-reg-en-state            gpio70          gpio                                 g        eusb3-reset-n-state         gpio6           gpio                                 !         g         eusb5-reset-n-state         gpio7           gpio                                 !         g         eusb6-reset-n-state         gpio184         gpio                                 !         g         hall-int-n-state            gpio92          gpio                      g        kybd-default-state          gpio67          gpio                      g         nvme-reg-en-state           gpio18          gpio                                 g        pcie4-default-state          g      clkreq-n-pins           gpio147       
  pcie4_clk                             perst-n-pins            gpio146         gpio                              wake-n-pins         gpio148         gpio                                 pcie6a-default-state             g      clkreq-n-pins           gpio153         pcie6a_clk                            perst-n-pins            gpio152         gpio                              wake-n-pins         gpio154         gpio                                 tpad-default-state          gpio3           gpio                      g         wcn-bt-en-state         gpio116         gpio                        
         g        wcn-sw-en-state         gpio214         gpio                                 g        wcn-wlan-en-state           gpio117         gpio                                 g           stm@10002000              2arm,coresight-stm arm,primecell                             (                 stm-base stm-stimulus-base           o         	  +apb_pclk       out-ports      port       endpoint            _           g  #               tpdm@10003000         "   2qcom,coresight-tpdm arm,primecell                 0                 o         	  +apb_pclk            ,            B          	  $disabled       out-ports      port       endpoint            _           g                 tpda@10004000         "   2qcom,coresight-tpda arm,primecell                 @                 o         	  +apb_pclk       in-ports                                 port@0                  endpoint            _           g           port@1                 endpoint            _           g  !            out-ports      port       endpoint            _            g  "               tpdm@1000f000         "   2qcom,coresight-tpdm arm,primecell                                  o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  !         g                 funnel@10041000       +   2arm,coresight-dynamic-funnel arm,primecell                                o         	  +apb_pclk       in-ports                                 port@6                 endpoint            _  "         g            port@7                 endpoint            _  #         g              out-ports      port       endpoint            _  $         g  )               funnel@10042000       +   2arm,coresight-dynamic-funnel arm,primecell                                 o         	  +apb_pclk       in-ports                                 port@2                 endpoint            _  %         g  o         port@5                 endpoint            _  &         g  9         port@6                 endpoint            _  '         g  a            out-ports      port       endpoint            _  (         g  *               funnel@10045000       +   2arm,coresight-dynamic-funnel arm,primecell               P                 o         	  +apb_pclk       in-ports                                 port@0                  endpoint            _  )         g  $         port@1                 endpoint            _  *         g  (            out-ports      port       endpoint            _  +         g  <               tpdm@10800000         "   2qcom,coresight-tpdm arm,primecell                                  o         	  +apb_pclk            ,   @        B       out-ports      port       endpoint            _  ,         g  e               tpdm@1082c000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            T            j       out-ports      port       endpoint            _  -         g  Z               tpdm@10841000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  .         g  X               tpdm@10844000         "   2qcom,coresight-tpdm arm,primecell                @                 o         	  +apb_pclk            T            j       out-ports      port       endpoint            _  /         g  0               funnel@10846000       +   2arm,coresight-dynamic-funnel arm,primecell               `                 o         	  +apb_pclk       in-ports       port       endpoint            _  0         g  /            out-ports      port       endpoint            _  1         g  W               cti@1098b000              2arm,coresight-cti arm,primecell                               o         	  +apb_pclk          tpdm@109d0000         "   2qcom,coresight-tpdm arm,primecell                                  o         	  +apb_pclk            T            j          	  $disabled       out-ports      port       endpoint            _  2         g  Y               tpdm@10ac0000         "   2qcom,coresight-tpdm arm,primecell                                  o         	  +apb_pclk            T            j          	  $disabled       out-ports      port       endpoint            _  3         g  5               tpdm@10ac1000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,   @        B       out-ports      port       endpoint            _  4         g  6               tpda@10ac4000         "   2qcom,coresight-tpda arm,primecell                @                 o         	  +apb_pclk       in-ports                                 port@8                 endpoint            _  5         g  3         port@9              	   endpoint            _  6         g  4            out-ports      port       endpoint            _  7         g  8               funnel@10ac5000       +   2arm,coresight-dynamic-funnel arm,primecell               P                 o         	  +apb_pclk       in-ports       port       endpoint            _  8         g  7            out-ports      port       endpoint            _  9         g  &               funnel@10b04000       +   2arm,coresight-dynamic-funnel arm,primecell               @                 o         	  +apb_pclk       in-ports                                 port@3                 endpoint            _  :         g  Q         port@6                 endpoint            _  ;         g  G         port@7                 endpoint            _  <         g  +            out-ports      port       endpoint            _  =         g  >               tmc@10b05000              2arm,coresight-tmc arm,primecell              P                 o         	  +apb_pclk             g  h   in-ports       port       endpoint            _  >         g  =            out-ports      port       endpoint            _  ?         g  @               replicator@10b06000       /   2arm,coresight-dynamic-replicator arm,primecell               `                 o         	  +apb_pclk       in-ports       port       endpoint            _  @         g  ?            out-ports      port       endpoint            _  A         g                  tpda@10b08000         "   2qcom,coresight-tpda arm,primecell                                 o         	  +apb_pclk       in-ports                                 port@0                  endpoint            _  B         g  H         port@1                 endpoint            _  C         g  I         port@2                 endpoint            _  D         g  J         port@3                 endpoint            _  E         g  K         port@4                 endpoint            _  F         g  L            out-ports      port       endpoint            _  G         g  ;               tpdm@10b09000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,   @        B       out-ports      port       endpoint            _  H         g  B               tpdm@10b0a000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,   @        B       out-ports      port       endpoint            _  I         g  C               tpdm@10b0b000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,   @        B       out-ports      port       endpoint            _  J         g  D               tpdm@10b0c000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,   @        B       out-ports      port       endpoint            _  K         g  E               tpdm@10b0d000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            T            j       out-ports      port       endpoint            _  L         g  F               tpdm@10b20000         "   2qcom,coresight-tpdm arm,primecell                                  o         	  +apb_pclk            T            j          	  $disabled       out-ports      port       endpoint            _  M         g  N               tpda@10b23000         "   2qcom,coresight-tpda arm,primecell                0                 o         	  +apb_pclk          	  $disabled       in-ports       port       endpoint            _  N         g  M            out-ports      port       endpoint            _  O         g  P               funnel@10b24000       +   2arm,coresight-dynamic-funnel arm,primecell               @                 o         	  +apb_pclk          	  $disabled       in-ports       port       endpoint            _  P         g  O            out-ports      port       endpoint            _  Q         g  :               tpdm@10c08000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            T            j       out-ports      port       endpoint            _  R         g  S               funnel@10c0b000       +   2arm,coresight-dynamic-funnel arm,primecell                                o         	  +apb_pclk       in-ports                                 port@4                 endpoint            _  S         g  R            out-ports      port       endpoint            _  T         g  d               tpdm@10c28000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            T            j       out-ports      port       endpoint            _  U         g  [               tpdm@10c29000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,   @        B       out-ports      port       endpoint            _  V         g  \               tpda@10c2b000         "   2qcom,coresight-tpda arm,primecell                °                 o         	  +apb_pclk       in-ports                                 port@4                 endpoint            _  W         g  1         port@13                endpoint            _  X         g  .         port@14                endpoint            _  Y         g  2         port@15                endpoint            _  Z         g  -         port@1a                endpoint            _  [         g  U         port@1b                endpoint            _  \         g  V            out-ports      port       endpoint            _  ]         g  ^               funnel@10c2c000       +   2arm,coresight-dynamic-funnel arm,primecell                                o         	  +apb_pclk       in-ports                                 port@0                  endpoint            _  ^         g  ]         port@4                 endpoint            _  _         g  j         port@5                 endpoint            _  `         g  q            out-ports      port       endpoint            _  a         g  '               tpdm@10c38000         "   2qcom,coresight-tpdm arm,primecell                À                 o         	  +apb_pclk            ,   @        B       out-ports      port       endpoint            _  b         g  f               tpdm@10c39000         "   2qcom,coresight-tpdm arm,primecell                Ð                 o         	  +apb_pclk            ,   @        B       out-ports      port       endpoint            _  c         g  g               tpda@10c3c000         "   2qcom,coresight-tpda arm,primecell                                 o         	  +apb_pclk       in-ports                                 port@4                 endpoint            _  d         g  T         port@f                 endpoint            _  e         g  ,         port@10                endpoint            _  f         g  b         port@11                endpoint            _  g         g  c            out-ports      port       endpoint            _  h         g  i               funnel@10c3d000       +   2arm,coresight-dynamic-funnel arm,primecell                                o         	  +apb_pclk       in-ports       port       endpoint            _  i         g  h            out-ports      port       endpoint            _  j         g  _               tpdm@10cc1000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,   @        B            T            j          	  $disabled       out-ports      port       endpoint            _  k         g  l               tpda@10cc4000         "   2qcom,coresight-tpda arm,primecell                @                 o         	  +apb_pclk       in-ports                                 port@2                 endpoint            _  l         g  k            out-ports      port       endpoint            _  m         g  n               funnel@10cc5000       +   2arm,coresight-dynamic-funnel arm,primecell               P                 o         	  +apb_pclk       in-ports       port       endpoint            _  n         g  m            out-ports      port       endpoint            _  o         g  %               funnel@10d04000       +   2arm,coresight-dynamic-funnel arm,primecell               @                 o         	  +apb_pclk       in-ports                                 port@6                 endpoint            _  p         g              out-ports      port       endpoint            _  q         g  `               tpdm@10d08000         "   2qcom,coresight-tpdm arm,primecell                Ѐ                 o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  r         g  z               tpdm@10d09000         "   2qcom,coresight-tpdm arm,primecell                А                 o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  s         g  {               tpdm@10d0a000         "   2qcom,coresight-tpdm arm,primecell                Р                 o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  t         g  |               tpdm@10d0b000         "   2qcom,coresight-tpdm arm,primecell                а                 o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  u         g  }               tpdm@10d0c000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  v         g  ~               tpdm@10d0d000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  w         g                 tpdm@10d0e000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  x         g                 tpdm@10d0f000         "   2qcom,coresight-tpdm arm,primecell                                 o         	  +apb_pclk            ,            B       out-ports      port       endpoint            _  y         g                 tpda@10d12000         "   2qcom,coresight-tpda arm,primecell                                  o         	  +apb_pclk       in-ports                                 port@0                  endpoint            _  z         g  r         port@1                 endpoint            _  {         g  s         port@2                 endpoint            _  |         g  t         port@3                 endpoint            _  }         g  u         port@4                 endpoint            _  ~         g  v         port@5                 endpoint            _           g  w         port@6                 endpoint            _           g  x         port@7                 endpoint            _           g  y            out-ports      port       endpoint            _           g                 funnel@10d13000       +   2arm,coresight-dynamic-funnel arm,primecell               0                 o         	  +apb_pclk       in-ports       port       endpoint            _           g              out-ports      port       endpoint            _           g  p               iommu@15000000        1   2qcom,x1e80100-smmu-500 qcom,smmu-500 arm,mmu-500                                         A          a          b          c          d          e          f          g          h          i          j          k          l          m          n          o          p          q          r          s          t          u          v                                                                                                                                 ;         <         =         >         ?         @         A         B         C         D         E         F         G         H         I         J         K         L         M         N         O         P         Q         R         S         T         U         V         W         X         Y                                                                                                                                                                                                                                                                                                                                  g   <      iommu@15400000           2arm,smmu-v3              @                          $                                        Oeventq gerror cmdq-sync                	  $reserved             g  i      interrupt-controller@17000000            2arm,gic-v3                                     0                	                               |                                                             g      msi-controller@17040000          2arm,gic-v3-its                                                     g            mailbox@17430000             2qcom,x1e80100-cpucp-mbox                  C                                                            g   #      rsc@17500000             2qcom,rpmh-rsc         0       P             Q             R                 drv-0 drv-1 drv-2         $                                                                                               	  apps_rsc                -         g  j   bcm-voter            2qcom,bcm-voter           g   &      clock-controller             2qcom,x1e80100-rpmh-clk           o          +xo           Z            g         power-controller             2qcom,x1e80100-rpmhpd            q                      g   ;   opp-table            2operating-points-v2          g     opp-16                      g  k      opp-48             0         g         opp-52             4         g  l      opp-56             8         g         opp-60             <         g  m      opp-64             @         g   /      opp-80             P         g  n      opp-128                     g   0      opp-144                     g  o      opp-192                     g         opp-256                     g         opp-320           @         g         opp-336           P         g  p      opp-384                    g         opp-416                    g  q            regulators-0             2qcom,pm8550-rpmh-regulators         b                                         0          F          X          i          z                         bob1          
  vreg_bob1            -          <l                    g        bob2          
  vreg_bob2            &5@         -                     g        ldo2            vreg_l2b_3p0             .          /M`                    g        ldo4            vreg_l4b_1p8             w@         w@                    g         ldo13           vreg_l13b_3p0            .          .                     g         ldo14           vreg_l14b_3p0            .          .                     g        ldo15           vreg_l15b_1p8            w@         w@                    g           regulators-1             2qcom,pm8550ve-rpmh-regulators           c                                         '     ldo3            vreg_l3c_0p8                                          g         smps4           vreg_s4c_1p8             R                              g           regulators-2             2qcom,pmc8380-rpmh-regulators            d                                         5     ldo1            vreg_l1d_0p8             m         	                    g         ldo2            vreg_l2d_0p9                      	                    g         ldo3            vreg_l3d_1p8             w@         w@                    g           regulators-3             2qcom,pmc8380-rpmh-regulators            e                          ldo2            vreg_l2e_0p8             m         	                    g         ldo3            vreg_l3e_1p2             O         O                    g            regulators-4             2qcom,pmc8380-rpmh-regulators            f                                         5     smps1           vreg_s1f_0p7             
`                             g           regulators-6             2qcom,pm8550ve-rpmh-regulators           i                                         5          C     ldo3            vreg_l3i_0p8             m         	                    g            regulators-7             2qcom,pm8550ve-rpmh-regulators           j                                         Q     smps5           vreg_s5j_1p2             *@                             g        ldo1            vreg_l1j_0p8             m         	                    g         ldo2            vreg_l2j_1p2             *@         *@                    g         ldo3            vreg_l3j_0p8             m         	                    g               timer@17800000           2arm,armv7-timer-mem                                                                               frame@17801000                                                                _          frame@17803000               0                   	           _         	  $disabled          frame@17805000               P                   
           _         	  $disabled          frame@17807000               p                              _         	  $disabled          frame@17809000                                             _         	  $disabled          frame@1780b000                                             _         	  $disabled          frame@1780d000                                             _         	  $disabled             sram@18b4e000         
   2mmio-sram                                                                              g  r   scp-sram-section@0           2arm,scmi-shmem                           g   $      scp-sram-section@200             2arm,scmi-shmem                          g   %         watchdog@1c840000            2arm,sbsa-gwdt                                                                   g  s      efuse@221c8000        !   2qcom,x1e80100-qfprom qcom,qfprom                 "                                          g  t   gpu-speed-bin@119                         
|               g            pmu@24091000          0   2qcom,x1e80100-llcc-bwmon qcom,sc7280-llcc-bwmon              $	                       Q           o   !          !              q     opp-table            2operating-points-v2          g     opp-0            5       opp-1            !b      opp-2            .       opp-3            ^       opp-4            hL       opp-5                   opp-6                   opp-7                   opp-8                    opp-9                        pmu@240b3400          *   2qcom,x1e80100-cpu-bwmon qcom,sdm845-bwmon                $4                      E           o   ?         ?              q           g  u      pmu@240b5400          *   2qcom,x1e80100-cpu-bwmon qcom,sdm845-bwmon                $T                      E           o   ?         ?              q           g  v   opp-table            2operating-points-v2          g     opp-0            I>       opp-1            q@      opp-2            |       opp-3                   opp-4            Ȁ      opp-5           `@            pmu@240b6400          *   2qcom,x1e80100-cpu-bwmon qcom,sdm845-bwmon                $d                      E           o   ?         ?              q        system-cache-controller@25000000             2qcom,x1e80100-llcc               %               %               %@              %`              %              %              %              %              &               &                   llcc0_base llcc1_base llcc2_base llcc3_base llcc4_base llcc5_base llcc6_base llcc7_base llcc_broadcast_base llcc_broadcast_and_base               
         remoteproc@32300000          2qcom,x1e80100-cdsp-pas               20               @  F         B                                          #  Owdog fatal ready handover stop-ack           o               +xo              ;       ;   
   ;            cx mxc nsp          o            !              v                                     stop            $okay          c  qcom/x1e80100/ASUSTeK/vivobook-s15/qccdsp8380.mbn qcom/x1e80100/ASUSTeK/vivobook-s15/cdsp_dtbs.elf           g  w   glink-edge          F   1                     1               cdsp            s      fastrpc          2qcom,fastrpc            fastrpcglink-apps-dsp           cdsp                                           compute-cb@1             2qcom,fastrpc-compute-cb                        <                     compute-cb@2             2qcom,fastrpc-compute-cb                        <                     compute-cb@3             2qcom,fastrpc-compute-cb                        <                     compute-cb@4             2qcom,fastrpc-compute-cb                        <                     compute-cb@5             2qcom,fastrpc-compute-cb                        <                     compute-cb@6             2qcom,fastrpc-compute-cb                        <                     compute-cb@7             2qcom,fastrpc-compute-cb                        <                     compute-cb@8             2qcom,fastrpc-compute-cb                        <                     compute-cb@10            2qcom,fastrpc-compute-cb             
           <                     compute-cb@11            2qcom,fastrpc-compute-cb                        <                     compute-cb@12            2qcom,fastrpc-compute-cb                        <                     compute-cb@13            2qcom,fastrpc-compute-cb                        <                                 timer            2arm,armv8-timer       0                                   
         thermal-zones            g  x   aoss0-thermal           l         trips      trip-point0         | _                   Ehot       aoss0-critical          | 8                	   Ecritical                cpu0-0-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu0-0-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu0-1-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu0-1-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu0-2-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu0-2-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu0-3-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu0-3-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpuss0-top-thermal          l     	   trips      cpuss2-critical         | 8                	   Ecritical                cpuss0-btm-thermal          l     
   trips      cpuss2-critical         | 8                	   Ecritical                mem-thermal         l        trips      trip-point0         | _                   Ehot       mem-critical            | 8                  	   Ecritical                video-thermal           l        trips      trip-point0         | _                   Ehot       video-critical          | 8                	   Ecritical                aoss1-thermal           l         trips      trip-point0         | _                   Ehot       aoss0-critical          | 8                	   Ecritical                cpu1-0-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu1-0-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu1-1-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu1-1-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu1-2-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu1-2-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu1-3-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu1-3-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpuss1-top-thermal          l     	   trips      cpuss2-critical         | 8                	   Ecritical                cpuss1-btm-thermal          l     
   trips      cpuss2-critical         | 8                	   Ecritical                aoss2-thermal           l         trips      trip-point0         | _                   Ehot       aoss0-critical          | 8                	   Ecritical                cpu2-0-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu2-0-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu2-1-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu2-1-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu2-2-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu2-2-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu2-3-top-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpu2-3-btm-thermal          l        trips      cpu-critical            | 8                	   Ecritical                cpuss2-top-thermal          l     	   trips      cpuss2-critical         | 8                	   Ecritical                cpuss2-btm-thermal          l     
   trips      cpuss2-critical         | 8                	   Ecritical                aoss3-thermal           l         trips      trip-point0         | _                   Ehot       aoss0-critical          | 8                	   Ecritical                nsp0-thermal            l        trips      trip-point0         | _                   Ehot       nsp0-critical           | 8                	   Ecritical                nsp1-thermal            l        trips      trip-point0         | _                   Ehot       nsp1-critical           | 8                	   Ecritical                nsp2-thermal            l        trips      trip-point0         | _                   Ehot       nsp2-critical           | 8                	   Ecritical                nsp3-thermal            l        trips      trip-point0         | _                   Ehot       nsp3-critical           | 8                	   Ecritical                gpuss-0-thermal                    l        cooling-maps       map0                                 trips      trip-point0         | s                   Epassive          g        gpu-critical            | 8                	   Ecritical                gpuss-1-thermal                    l        cooling-maps       map0                                 trips      trip-point0         | s                   Epassive          g        gpu-critical            | 8                	   Ecritical                gpuss-2-thermal                    l        cooling-maps       map0                                 trips      trip-point0         | s                   Epassive          g        gpu-critical            | 8                	   Ecritical                gpuss-3-thermal                    l        cooling-maps       map0                                 trips      trip-point0         | s                   Epassive          g        gpu-critical            | 8                	   Ecritical                gpuss-4-thermal                    l     	   cooling-maps       map0                                 trips      trip-point0         | s                   Epassive          g        gpu-critical            | 8                	   Ecritical                gpuss-5-thermal                    l     
   cooling-maps       map0                                 trips      trip-point0         | s                   Epassive          g        gpu-critical            | 8                	   Ecritical                gpuss-6-thermal                    l        cooling-maps       map0                                 trips      trip-point0         | s                   Epassive          g        gpu-critical            | 8                	   Ecritical                gpuss-7-thermal                    l        cooling-maps       map0                                 trips      trip-point0         | s                   Epassive          g        gpu-critical            | 8                	   Ecritical                camera0-thermal         l        trips      trip-point0         | _                   Ehot       camera0-critical            | 8                	   Ecritical                camera1-thermal         l        trips      trip-point0         | _                   Ehot       camera0-critical            | 8                	   Ecritical                pm8550-thermal             d        l     trips      trip0           | s                     Epassive       trip1           | 8                     Ehot             pm8550ve-2-thermal             d        l     trips      trip0           | s                     Epassive       trip1           | 8                     Ehot             pmc8380-3-thermal              d        l     trips      trip0           | s                     Epassive       trip1           | 8                     Ehot             pmc8380-4-thermal              d        l     trips      trip0           | s                     Epassive       trip1           | 8                     Ehot             pmc8380-5-thermal              d        l     trips      trip0           | s                     Epassive       trip1           | 8                     Ehot             pmc8380-6-thermal              d        l           g  y   trips      trip0           | s                     Epassive       trip1           | 8                     Ehot             pm8550ve-8-thermal             d        l     trips      trip0           | s                     Epassive       trip1           | 8                     Ehot             pm8550ve-9-thermal             d        l     trips      trip0           | s                     Epassive       trip1           | 8                     Ehot             pm8010-thermal             d        l     trips      trip0           | s                     Epassive       trip1           | 8                     Ehot                aliases       $  /soc@0/geniqup@ac0000/serial@a98000       gpio-keys         
   2gpio-keys           Y          cdefault    switch-lid          I      \                      
P                                 pmic-glink        @   2qcom,x1e80100-pmic-glink qcom,sm8550-pmic-glink qcom,pmic-glink               y          {                                 connector@0          2usb-c-connector                      dual            dual       ports                                port@0                  endpoint            _           g            port@1                 endpoint            _           g                  connector@1          2usb-c-connector                     dual            dual       ports                                port@0                  endpoint            _           g            port@1                 endpoint            _           g                     regulator-edp-3p3            2regulator-fixed         VREG_EDP_3P3             2Z         2Z              F                     Y          cdefault          )         =         g        regulator-nvme           2regulator-fixed         VREG_NVME_3P3            2Z         2Z                                   Y          cdefault          =         g         regulator-vph-pwr            2regulator-fixed         vph_pwr          8u          8u          )         =         g        regulator-wcn-0p95           2regulator-fixed         VREG_WCN_0P95            ~         ~        O           g        regulator-wcn-1p9            2regulator-fixed         VREG_WCN_1P9                              O           g        regulator-wcn-3p3            2regulator-fixed         VREG_WCN_3P3             2Z         2Z                                   Y          cdefault          =         g        wcn7850-pmu          2qcom,wcn7850-pmu                      Z                    g                              u      u                  t            Y            cdefault    regulators     ldo0            vreg_pmu_rfa_cmn             g   x      ldo1            vreg_pmu_aon_0p59            g   u      ldo2            vreg_pmu_wlcx_0p8            g   v      ldo3            vreg_pmu_wlmx_0p85           g   w      ldo4            vreg_pmu_btcmx_0p85          g  z      ldo5            vreg_pmu_rfa_0p8             g   y      ldo6            vreg_pmu_rfa_1p2             g   z      ldo7            vreg_pmu_rfa_1p8             g   {      ldo8            vreg_pmu_pcie_0p9            g         ldo9            vreg_pmu_pcie_1p8            g               __symbols__         /clocks/xo-board            /clocks/sleep-clk           /clocks/bi-tcxo-div2-clk            /clocks/bi-tcxo-ao-div2-clk         /cpus/cpu@0         /cpus/cpu@0/l2-cache            /cpus/cpu@100           /cpus/cpu@200           /cpus/cpu@300           /cpus/cpu@10000         /cpus/cpu@10000/l2-cache            /cpus/cpu@10100         /cpus/cpu@10200         /cpus/cpu@10300         /cpus/cpu@20000         /cpus/cpu@20000/l2-cache            /cpus/cpu@20100         /cpus/cpu@20200         /cpus/cpu@20300         /cpus/cpu-map/cluster2          %/cpus/idle-states/cpu-sleep-0         )  0/cpus/domain-idle-states/cluster-sleep-0          )  </cpus/domain-idle-states/cluster-sleep-1          #  H/dummy-sink/in-ports/port/endpoint          O/firmware/scm           S/firmware/scmi/protocol@13          ]/interconnect-0         f/interconnect-1         n/psci/power-domain-cpu0         v/psci/power-domain-cpu1         ~/psci/power-domain-cpu2         /psci/power-domain-cpu3         /psci/power-domain-cpu4         /psci/power-domain-cpu5         /psci/power-domain-cpu6         /psci/power-domain-cpu7         /psci/power-domain-cpu8         /psci/power-domain-cpu9         /psci/power-domain-cpu10            /psci/power-domain-cpu11             /psci/power-domain-cpu-cluster0          /psci/power-domain-cpu-cluster1          /psci/power-domain-cpu-cluster2         /psci/power-domain-system         %  /reserved-memory/gunyah-hyp@80000000          *  /reserved-memory/hyp-elf-package@80800000           !/reserved-memory/ncc@80a00000         $  )/reserved-memory/cpucp-log@80e00000          7/reserved-memory/cpucp@80e40000       &  A/reserved-memory/tags-region@81400000         $  J/reserved-memory/xbl-dtlog@81a00000       &  X/reserved-memory/xbl-ramdump@81a40000         $  h/reserved-memory/aop-image@81c00000       %  v/reserved-memory/aop-cmd-db@81c60000          %  /reserved-memory/aop-config@81c80000          )  /reserved-memory/tme-crash-dump@81ca0000          "  /reserved-memory/tme-log@81ce0000         #  /reserved-memory/uefi-log@81ce4000        '  /reserved-memory/secdata-apss@81cff000        (  /reserved-memory/pdp-ns-shared@81e00000       "  /reserved-memory/gpu-prr@81f00000         &  /reserved-memory/tpm-control@81f10000         *  /reserved-memory/usb-ucsi-shared@81f20000         "  /reserved-memory/pld-pep@81f30000         "  /reserved-memory/pld-gmu@81f36000         "  +/reserved-memory/pld-pdp@81f37000         "  7/reserved-memory/tz-stat@82700000         )  C/reserved-memory/xbl-tmp-buffer@82800000          /  V/reserved-memory/adsp-rpc-remote-heap@84b00000        3  o/reserved-memory/spu-secure-shared-memory@85300000        (  /reserved-memory/adsp-boot-dtb@866c0000       &  /reserved-memory/spss-region@86700000         $  /reserved-memory/adsp-boot@86b00000          /reserved-memory/video@87700000       #  /reserved-memory/adspslpi@87e00000        &  /reserved-memory/q6-adsp-dtb@8b800000           /reserved-memory/cdsp@8b900000        &  /reserved-memory/q6-cdsp-dtb@8d900000         (  /reserved-memory/gpu-microcode@8d9fe000         /reserved-memory/cvp@8da00000         !  /reserved-memory/camera@8e100000          &  !/reserved-memory/av1-encoder@8e900000           1/reserved-memory/wpss@8fa00000        &  :/reserved-memory/q6-wpss-dtb@91300000         !  J/reserved-memory/xbl-sc@d8000000            U/reserved-memory/qtee@d80e0000          ^/reserved-memory/ta@d8600000            e/reserved-memory/tags@e1000000        #  o/reserved-memory/llcc-lpi@ff800000          |/reserved-memory/smem@ffe00000          /opp-table-qup100mhz            /opp-table-qup120mhz            /smp2p-adsp/master-kernel           /smp2p-adsp/slave-kernel            /smp2p-cdsp/master-kernel           /smp2p-cdsp/slave-kernel            /soc@0          /soc@0/clock-controller@100000          /soc@0/mailbox@408000           /soc@0/dma-controller@800000            /soc@0/geniqup@8c0000         !  /soc@0/geniqup@8c0000/i2c@880000          !  /soc@0/geniqup@8c0000/spi@880000          !  /soc@0/geniqup@8c0000/i2c@884000          !  /soc@0/geniqup@8c0000/spi@884000          !  /soc@0/geniqup@8c0000/i2c@888000          !  %/soc@0/geniqup@8c0000/spi@888000          !  +/soc@0/geniqup@8c0000/i2c@88c000          !  1/soc@0/geniqup@8c0000/spi@88c000          !  7/soc@0/geniqup@8c0000/i2c@890000          !  =/soc@0/geniqup@8c0000/spi@890000          !  C/soc@0/geniqup@8c0000/i2c@894000          !  I/soc@0/geniqup@8c0000/spi@894000          $  O/soc@0/geniqup@8c0000/serial@894000       !  V/soc@0/geniqup@8c0000/i2c@898000          !  \/soc@0/geniqup@8c0000/spi@898000          !  b/soc@0/geniqup@8c0000/i2c@89c000          !  h/soc@0/geniqup@8c0000/spi@89c000            n/soc@0/dma-controller@a00000            w/soc@0/geniqup@ac0000         !  /soc@0/geniqup@ac0000/i2c@a80000          !  /soc@0/geniqup@ac0000/spi@a80000          !  /soc@0/geniqup@ac0000/i2c@a84000          !  /soc@0/geniqup@ac0000/spi@a84000          !  /soc@0/geniqup@ac0000/i2c@a88000          !  /soc@0/geniqup@ac0000/spi@a88000          !  /soc@0/geniqup@ac0000/i2c@a8c000          !  /soc@0/geniqup@ac0000/spi@a8c000          !  /soc@0/geniqup@ac0000/i2c@a90000          !  /soc@0/geniqup@ac0000/spi@a90000          !  /soc@0/geniqup@ac0000/i2c@a94000          !  /soc@0/geniqup@ac0000/spi@a94000          !  /soc@0/geniqup@ac0000/i2c@a98000          !  /soc@0/geniqup@ac0000/spi@a98000          $  /soc@0/geniqup@ac0000/serial@a98000       !  /soc@0/geniqup@ac0000/i2c@a9c000          !  /soc@0/geniqup@ac0000/spi@a9c000            /soc@0/dma-controller@b00000            /soc@0/geniqup@bc0000         !  /soc@0/geniqup@bc0000/i2c@b80000          !  /soc@0/geniqup@bc0000/spi@b80000          !  /soc@0/geniqup@bc0000/i2c@b84000          !  /soc@0/geniqup@bc0000/spi@b84000          !  /soc@0/geniqup@bc0000/i2c@b88000          $  /soc@0/geniqup@bc0000/serial@b88000       !  /soc@0/geniqup@bc0000/spi@b88000          !  /soc@0/geniqup@bc0000/i2c@b8c000          !  /soc@0/geniqup@bc0000/spi@b8c000          !  !/soc@0/geniqup@bc0000/i2c@b90000          !  &/soc@0/geniqup@bc0000/spi@b90000          !  +/soc@0/geniqup@bc0000/i2c@b94000          -  0/soc@0/geniqup@bc0000/i2c@b94000/redriver@43          -  ?/soc@0/geniqup@bc0000/i2c@b94000/redriver@47          -  N/soc@0/geniqup@bc0000/i2c@b94000/redriver@4f          !  ]/soc@0/geniqup@bc0000/spi@b94000          !  b/soc@0/geniqup@bc0000/i2c@b98000          !  g/soc@0/geniqup@bc0000/spi@b98000          !  l/soc@0/geniqup@bc0000/i2c@b9c000          !  q/soc@0/geniqup@bc0000/spi@b9c000            v/soc@0/thermal-sensor@c271000           }/soc@0/thermal-sensor@c272000           /soc@0/thermal-sensor@c273000           /soc@0/thermal-sensor@c274000           /soc@0/phy@fd3000           /soc@0/phy@fd5000         (  /soc@0/phy@fd5000/ports/port@0/endpoint       (  /soc@0/phy@fd5000/ports/port@1/endpoint       (  /soc@0/phy@fd5000/ports/port@2/endpoint         /soc@0/phy@fd9000           
/soc@0/phy@fda000         (  /soc@0/phy@fda000/ports/port@0/endpoint       (  0/soc@0/phy@fda000/ports/port@1/endpoint       (  K/soc@0/phy@fda000/ports/port@2/endpoint         b/soc@0/phy@fde000           r/soc@0/phy@fdf000         (  /soc@0/phy@fdf000/ports/port@0/endpoint       (  /soc@0/phy@fdf000/ports/port@1/endpoint       (  /soc@0/phy@fdf000/ports/port@2/endpoint         /soc@0/interconnect@1500000         /soc@0/interconnect@1600000         /soc@0/interconnect@1680000         /soc@0/interconnect@16c0000         /soc@0/interconnect@16d0000         /soc@0/interconnect@16e0000         /soc@0/interconnect@1700000         !/soc@0/interconnect@1740000         1/soc@0/interconnect@1750000         A/soc@0/interconnect@1760000         P/soc@0/interconnect@1770000         _/soc@0/interconnect@1780000         h/soc@0/pcie@1bd0000         n/soc@0/pcie@1bd0000/opp-table           ~/soc@0/pcie@1bd0000/pcie@0          /soc@0/phy@1be0000          /soc@0/pci@1bf8000          /soc@0/phy@1bfc000          /soc@0/pci@1c00000          /soc@0/phy@1c06000          /soc@0/pci@1c08000          /soc@0/pci@1c08000/pcie@0           /soc@0/phy@1c0e000          /soc@0/hwlock@1f40000            /soc@0/clock-controller@1fc0000         /soc@0/gpu@3d00000          /soc@0/gpu@3d00000/zap-shader           /soc@0/gpu@3d00000/opp-table            F/soc@0/gmu@3d6a000          /soc@0/gmu@3d6a000/opp-table             /soc@0/clock-controller@3d90000         /soc@0/iommu@3da0000            "/soc@0/interconnect@26400000            */soc@0/interconnect@320c0000            2/soc@0/remoteproc@6800000         3  B/soc@0/remoteproc@6800000/glink-edge/gpr/service@1        :  H/soc@0/remoteproc@6800000/glink-edge/gpr/service@1/bedais         8  S/soc@0/remoteproc@6800000/glink-edge/gpr/service@1/dais       3  \/soc@0/remoteproc@6800000/glink-edge/gpr/service@2        D  b/soc@0/remoteproc@6800000/glink-edge/gpr/service@2/clock-controller         j/soc@0/codec@6aa0000            z/soc@0/soundwire@6ab0000            /soc@0/codec@6ac0000            /soc@0/soundwire@6ad0000            /soc@0/codec@6ae0000            /soc@0/codec@6b00000            /soc@0/soundwire@6b10000             /soc@0/clock-controller@6b6c000         /soc@0/soundwire@6d30000            /soc@0/codec@6d44000            /soc@0/pinctrl@6e80000        +  /soc@0/pinctrl@6e80000/tx-swr-active-state        +  /soc@0/pinctrl@6e80000/rx-swr-active-state        ,  /soc@0/pinctrl@6e80000/dmic01-default-state       ,  /soc@0/pinctrl@6e80000/dmic23-default-state       ,  /soc@0/pinctrl@6e80000/wsa-swr-active-state       -  )/soc@0/pinctrl@6e80000/wsa2-swr-active-state             9/soc@0/clock-controller@6ea0000         A/soc@0/interconnect@7e40000         N/soc@0/interconnect@7400000         _/soc@0/interconnect@7430000         o/soc@0/mmc@8804000          v/soc@0/mmc@8804000/opp-table            /soc@0/mmc@8844000          /soc@0/mmc@8844000/opp-table            /soc@0/phy@88e0000          /soc@0/phy@88e1000          /soc@0/phy@88e2000          /soc@0/phy@88e3000          /soc@0/phy@88e5000          /soc@0/usb@a0f8800          /soc@0/usb@a0f8800/usb@a000000        5  /soc@0/usb@a0f8800/usb@a000000/ports/port@0/endpoint          5  /soc@0/usb@a0f8800/usb@a000000/ports/port@1/endpoint             /soc@0/usb@a2f8800          &/soc@0/usb@a2f8800/usb@a200000        -  1/soc@0/usb@a2f8800/usb@a200000/port/endpoint            ?/soc@0/usb@a4f8800          F/soc@0/usb@a4f8800/usb@a400000          R/soc@0/usb@a6f8800          \/soc@0/usb@a6f8800/usb@a600000        5  k/soc@0/usb@a6f8800/usb@a600000/ports/port@0/endpoint          5  }/soc@0/usb@a6f8800/usb@a600000/ports/port@1/endpoint            /soc@0/usb@a8f8800          /soc@0/usb@a8f8800/usb@a800000        5  /soc@0/usb@a8f8800/usb@a800000/ports/port@0/endpoint          5  /soc@0/usb@a8f8800/usb@a800000/ports/port@1/endpoint            /soc@0/video-codec@aa00000        %  /soc@0/video-codec@aa00000/opp-table             /soc@0/clock-controller@aaf0000       !  /soc@0/display-subsystem@ae00000          <  /soc@0/display-subsystem@ae00000/display-controller@ae01000       R  /soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@0/endpoint         R  /soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@4/endpoint         R  /soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@5/endpoint         R  #/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@6/endpoint         F  2/soc@0/display-subsystem@ae00000/display-controller@ae01000/opp-table         @  @/soc@0/display-subsystem@ae00000/displayport-controller@ae90000       V  I/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@0/endpoint         V  U/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@1/endpoint         J  b/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/opp-table         @  u/soc@0/display-subsystem@ae00000/displayport-controller@ae98000       V  ~/soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@0/endpoint         V  /soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@1/endpoint         J  /soc@0/display-subsystem@ae00000/displayport-controller@ae98000/opp-table         @  /soc@0/display-subsystem@ae00000/displayport-controller@ae9a000       V  /soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/ports/port@0/endpoint         V  /soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/ports/port@1/endpoint         J  /soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/opp-table         @  /soc@0/display-subsystem@ae00000/displayport-controller@aea0000       V  /soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@0/endpoint         V  /soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@1/endpoint         J  /soc@0/display-subsystem@ae00000/displayport-controller@aea0000/opp-table         \  /soc@0/display-subsystem@ae00000/displayport-controller@aea0000/aux-bus/panel/port/endpoint         !/soc@0/phy@aec2a00          ./soc@0/phy@aec5a00           ;/soc@0/clock-controller@af00000       $  B/soc@0/interrupt-controller@b220000          F/soc@0/power-management@c300000         O/soc@0/arbiter@c400000        $  T/soc@0/arbiter@c400000/spmi@c42d000       +  ^/soc@0/arbiter@c400000/spmi@c42d000/pmic@0        4  f/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pon@1300       ;  r/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pon@1300/pwrkey        :  }/soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pon@1300/resin         4  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/rtc@6100       6  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7100         G  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7100/reboot-reason@48        6  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7e00         I  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7e00/charge-limit-en@73          J  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7e00/charge-limit-end@75         L  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/nvram@7e00/charge-limit-delta@76       5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/gpio@8800          /  /soc@0/arbiter@c400000/spmi@c42d000/pmic@0/pwm        +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@1        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@1/temp-alarm@a00         5  '/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/gpio@8800          ?  4/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/led-controller@ee00        /  A/soc@0/arbiter@c400000/spmi@c42d000/pmic@1/pwm        +  L/soc@0/arbiter@c400000/spmi@c42d000/pmic@2        :  W/soc@0/arbiter@c400000/spmi@c42d000/pmic@2/temp-alarm@a00         5  m/soc@0/arbiter@c400000/spmi@c42d000/pmic@2/gpio@8800          +  ~/soc@0/arbiter@c400000/spmi@c42d000/pmic@3        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@3/temp-alarm@a00         5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@3/gpio@8800          E  /soc@0/arbiter@c400000/spmi@c42d000/pmic@3/gpio@8800/edp-bl-en-state          +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@4        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@4/temp-alarm@a00         5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@4/gpio@8800          +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@5        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@5/temp-alarm@a00         5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@5/gpio@8800          +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@6        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@6/temp-alarm@a00         5  4/soc@0/arbiter@c400000/spmi@c42d000/pmic@6/gpio@8800          +  D/soc@0/arbiter@c400000/spmi@c42d000/pmic@8        :  O/soc@0/arbiter@c400000/spmi@c42d000/pmic@8/temp-alarm@a00         5  e/soc@0/arbiter@c400000/spmi@c42d000/pmic@8/gpio@8800          +  v/soc@0/arbiter@c400000/spmi@c42d000/pmic@9        :  /soc@0/arbiter@c400000/spmi@c42d000/pmic@9/temp-alarm@a00         5  /soc@0/arbiter@c400000/spmi@c42d000/pmic@9/gpio@8800          +  /soc@0/arbiter@c400000/spmi@c42d000/pmic@c        ;  /soc@0/arbiter@c400000/spmi@c42d000/pmic@c/temp-alarm@2400        $  /soc@0/arbiter@c400000/spmi@c432000       +  /soc@0/arbiter@c400000/spmi@c432000/pmic@7        4  /soc@0/arbiter@c400000/spmi@c432000/pmic@7/phy@fd00       +  /soc@0/arbiter@c400000/spmi@c432000/pmic@a        4  /soc@0/arbiter@c400000/spmi@c432000/pmic@a/phy@fd00       +  /soc@0/arbiter@c400000/spmi@c432000/pmic@b        4  /soc@0/arbiter@c400000/spmi@c432000/pmic@b/phy@fd00       +  4/soc@0/arbiter@c400000/spmi@c432000/pmic@c        4  >/soc@0/arbiter@c400000/spmi@c432000/pmic@c/phy@fd00         /soc@0/pinctrl@f100000        .  W/soc@0/pinctrl@f100000/edp0-hpd-default-state         /  h/soc@0/pinctrl@f100000/qup-i2c0-data-clk-state        /  z/soc@0/pinctrl@f100000/qup-i2c1-data-clk-state        /  /soc@0/pinctrl@f100000/qup-i2c2-data-clk-state        /  /soc@0/pinctrl@f100000/qup-i2c3-data-clk-state        /  /soc@0/pinctrl@f100000/qup-i2c4-data-clk-state        /  /soc@0/pinctrl@f100000/qup-i2c5-data-clk-state        /  /soc@0/pinctrl@f100000/qup-i2c6-data-clk-state        /  /soc@0/pinctrl@f100000/qup-i2c7-data-clk-state        /  /soc@0/pinctrl@f100000/qup-i2c8-data-clk-state        /  
/soc@0/pinctrl@f100000/qup-i2c9-data-clk-state        0  /soc@0/pinctrl@f100000/qup-i2c10-data-clk-state       0  //soc@0/pinctrl@f100000/qup-i2c11-data-clk-state       0  B/soc@0/pinctrl@f100000/qup-i2c12-data-clk-state       0  U/soc@0/pinctrl@f100000/qup-i2c13-data-clk-state       0  h/soc@0/pinctrl@f100000/qup-i2c14-data-clk-state       0  {/soc@0/pinctrl@f100000/qup-i2c15-data-clk-state       0  /soc@0/pinctrl@f100000/qup-i2c16-data-clk-state       0  /soc@0/pinctrl@f100000/qup-i2c17-data-clk-state       0  /soc@0/pinctrl@f100000/qup-i2c18-data-clk-state       0  /soc@0/pinctrl@f100000/qup-i2c19-data-clk-state       0  /soc@0/pinctrl@f100000/qup-i2c20-data-clk-state       0  /soc@0/pinctrl@f100000/qup-i2c21-data-clk-state       0    /soc@0/pinctrl@f100000/qup-i2c22-data-clk-state       0   /soc@0/pinctrl@f100000/qup-i2c23-data-clk-state       )   &/soc@0/pinctrl@f100000/qup-spi0-cs-state          /   2/soc@0/pinctrl@f100000/qup-spi0-data-clk-state        )   D/soc@0/pinctrl@f100000/qup-spi1-cs-state          /   P/soc@0/pinctrl@f100000/qup-spi1-data-clk-state        )   b/soc@0/pinctrl@f100000/qup-spi2-cs-state          /   n/soc@0/pinctrl@f100000/qup-spi2-data-clk-state        )   /soc@0/pinctrl@f100000/qup-spi3-cs-state          /   /soc@0/pinctrl@f100000/qup-spi3-data-clk-state        )   /soc@0/pinctrl@f100000/qup-spi4-cs-state          /   /soc@0/pinctrl@f100000/qup-spi4-data-clk-state        )   /soc@0/pinctrl@f100000/qup-spi5-cs-state          /   /soc@0/pinctrl@f100000/qup-spi5-data-clk-state        )   /soc@0/pinctrl@f100000/qup-spi6-cs-state          /   /soc@0/pinctrl@f100000/qup-spi6-data-clk-state        )   /soc@0/pinctrl@f100000/qup-spi7-cs-state          /  !/soc@0/pinctrl@f100000/qup-spi7-data-clk-state        )  !/soc@0/pinctrl@f100000/qup-spi8-cs-state          /  !"/soc@0/pinctrl@f100000/qup-spi8-data-clk-state        )  !4/soc@0/pinctrl@f100000/qup-spi9-cs-state          /  !@/soc@0/pinctrl@f100000/qup-spi9-data-clk-state        *  !R/soc@0/pinctrl@f100000/qup-spi10-cs-state         0  !_/soc@0/pinctrl@f100000/qup-spi10-data-clk-state       *  !r/soc@0/pinctrl@f100000/qup-spi11-cs-state         0  !/soc@0/pinctrl@f100000/qup-spi11-data-clk-state       *  !/soc@0/pinctrl@f100000/qup-spi12-cs-state         0  !/soc@0/pinctrl@f100000/qup-spi12-data-clk-state       *  !/soc@0/pinctrl@f100000/qup-spi13-cs-state         0  !/soc@0/pinctrl@f100000/qup-spi13-data-clk-state       *  !/soc@0/pinctrl@f100000/qup-spi14-cs-state         0  !/soc@0/pinctrl@f100000/qup-spi14-data-clk-state       *  !/soc@0/pinctrl@f100000/qup-spi15-cs-state         0  !/soc@0/pinctrl@f100000/qup-spi15-data-clk-state       *  "/soc@0/pinctrl@f100000/qup-spi16-cs-state         0  "/soc@0/pinctrl@f100000/qup-spi16-data-clk-state       *  "2/soc@0/pinctrl@f100000/qup-spi17-cs-state         0  "?/soc@0/pinctrl@f100000/qup-spi17-data-clk-state       *  "R/soc@0/pinctrl@f100000/qup-spi18-cs-state         0  "_/soc@0/pinctrl@f100000/qup-spi18-data-clk-state       *  "r/soc@0/pinctrl@f100000/qup-spi19-cs-state         0  "/soc@0/pinctrl@f100000/qup-spi19-data-clk-state       *  "/soc@0/pinctrl@f100000/qup-spi20-cs-state         0  "/soc@0/pinctrl@f100000/qup-spi20-data-clk-state       *  "/soc@0/pinctrl@f100000/qup-spi21-cs-state         0  "/soc@0/pinctrl@f100000/qup-spi21-data-clk-state       *  "/soc@0/pinctrl@f100000/qup-spi22-cs-state         0  "/soc@0/pinctrl@f100000/qup-spi22-data-clk-state       *  "/soc@0/pinctrl@f100000/qup-spi23-cs-state         0  "/soc@0/pinctrl@f100000/qup-spi23-data-clk-state       /  #/soc@0/pinctrl@f100000/qup-uart2-default-state        0  #$/soc@0/pinctrl@f100000/qup-uart14-default-state       0  #7/soc@0/pinctrl@f100000/qup-uart21-default-state       *  #J/soc@0/pinctrl@f100000/sdc2-default-state         (  #W/soc@0/pinctrl@f100000/sdc2-sleep-state       (  #b/soc@0/pinctrl@f100000/edp-reg-en-state       +  #m/soc@0/pinctrl@f100000/eusb3-reset-n-state        +  #{/soc@0/pinctrl@f100000/eusb5-reset-n-state        +  #/soc@0/pinctrl@f100000/eusb6-reset-n-state        (  #/soc@0/pinctrl@f100000/hall-int-n-state       *  #/soc@0/pinctrl@f100000/kybd-default-state         )  #/soc@0/pinctrl@f100000/nvme-reg-en-state          +  #/soc@0/pinctrl@f100000/pcie4-default-state        ,  #/soc@0/pinctrl@f100000/pcie6a-default-state       *  #/soc@0/pinctrl@f100000/tpad-default-state         '  #/soc@0/pinctrl@f100000/wcn-bt-en-state        '  #/soc@0/pinctrl@f100000/wcn-sw-en-state        )  $/soc@0/pinctrl@f100000/wcn-wlan-en-state          ,  $/soc@0/stm@10002000/out-ports/port/endpoint       -  $/soc@0/tpdm@10003000/out-ports/port/endpoint          .  $"/soc@0/tpda@10004000/in-ports/port@0/endpoint         .  $0/soc@0/tpda@10004000/in-ports/port@1/endpoint         -  $>/soc@0/tpda@10004000/out-ports/port/endpoint          -  $L/soc@0/tpdm@1000f000/out-ports/port/endpoint          0  $Z/soc@0/funnel@10041000/in-ports/port@6/endpoint       0  $f/soc@0/funnel@10041000/in-ports/port@7/endpoint       /  $r/soc@0/funnel@10041000/out-ports/port/endpoint        0  $~/soc@0/funnel@10042000/in-ports/port@2/endpoint       0  $/soc@0/funnel@10042000/in-ports/port@5/endpoint       0  $/soc@0/funnel@10042000/in-ports/port@6/endpoint       /  $/soc@0/funnel@10042000/out-ports/port/endpoint        0  $/soc@0/funnel@10045000/in-ports/port@0/endpoint       0  $/soc@0/funnel@10045000/in-ports/port@1/endpoint       /  $/soc@0/funnel@10045000/out-ports/port/endpoint        -  $/soc@0/tpdm@10800000/out-ports/port/endpoint          -  $/soc@0/tpdm@1082c000/out-ports/port/endpoint          -  $/soc@0/tpdm@10841000/out-ports/port/endpoint          -  %/soc@0/tpdm@10844000/out-ports/port/endpoint          .  %/soc@0/funnel@10846000/in-ports/port/endpoint         /  %,/soc@0/funnel@10846000/out-ports/port/endpoint        -  %@/soc@0/tpdm@109d0000/out-ports/port/endpoint          -  %L/soc@0/tpdm@10ac0000/out-ports/port/endpoint          -  %[/soc@0/tpdm@10ac1000/out-ports/port/endpoint          .  %j/soc@0/tpda@10ac4000/in-ports/port@8/endpoint         .  %x/soc@0/tpda@10ac4000/in-ports/port@9/endpoint         -  %/soc@0/tpda@10ac4000/out-ports/port/endpoint          .  %/soc@0/funnel@10ac5000/in-ports/port/endpoint         /  %/soc@0/funnel@10ac5000/out-ports/port/endpoint        0  %/soc@0/funnel@10b04000/in-ports/port@3/endpoint       0  %/soc@0/funnel@10b04000/in-ports/port@6/endpoint       0  %/soc@0/funnel@10b04000/in-ports/port@7/endpoint       /  %/soc@0/funnel@10b04000/out-ports/port/endpoint          %/soc@0/tmc@10b05000       +  %/soc@0/tmc@10b05000/in-ports/port/endpoint        ,  &/soc@0/tmc@10b05000/out-ports/port/endpoint       2  &
/soc@0/replicator@10b06000/in-ports/port/endpoint         3  &/soc@0/replicator@10b06000/out-ports/port/endpoint        .  &$/soc@0/tpda@10b08000/in-ports/port@0/endpoint         .  &2/soc@0/tpda@10b08000/in-ports/port@1/endpoint         .  &@/soc@0/tpda@10b08000/in-ports/port@2/endpoint         .  &N/soc@0/tpda@10b08000/in-ports/port@3/endpoint         .  &\/soc@0/tpda@10b08000/in-ports/port@4/endpoint         -  &j/soc@0/tpda@10b08000/out-ports/port/endpoint          -  &x/soc@0/tpdm@10b09000/out-ports/port/endpoint          -  &/soc@0/tpdm@10b0a000/out-ports/port/endpoint          -  &/soc@0/tpdm@10b0b000/out-ports/port/endpoint          -  &/soc@0/tpdm@10b0c000/out-ports/port/endpoint          -  &/soc@0/tpdm@10b0d000/out-ports/port/endpoint          -  &/soc@0/tpdm@10b20000/out-ports/port/endpoint          ,  &/soc@0/tpda@10b23000/in-ports/port/endpoint       -  &/soc@0/tpda@10b23000/out-ports/port/endpoint          .  &/soc@0/funnel@10b24000/in-ports/port/endpoint         /  '/soc@0/funnel@10b24000/out-ports/port/endpoint        -  '/soc@0/tpdm@10c08000/out-ports/port/endpoint          0  '%/soc@0/funnel@10c0b000/in-ports/port@4/endpoint       /  '3/soc@0/funnel@10c0b000/out-ports/port/endpoint        -  'A/soc@0/tpdm@10c28000/out-ports/port/endpoint          -  'P/soc@0/tpdm@10c29000/out-ports/port/endpoint          .  '^/soc@0/tpda@10c2b000/in-ports/port@4/endpoint         /  'm/soc@0/tpda@10c2b000/in-ports/port@13/endpoint        /  '}/soc@0/tpda@10c2b000/in-ports/port@14/endpoint        /  '/soc@0/tpda@10c2b000/in-ports/port@15/endpoint        /  '/soc@0/tpda@10c2b000/in-ports/port@1a/endpoint        /  '/soc@0/tpda@10c2b000/in-ports/port@1b/endpoint        -  '/soc@0/tpda@10c2b000/out-ports/port/endpoint          0  '/soc@0/funnel@10c2c000/in-ports/port@0/endpoint       0  '/soc@0/funnel@10c2c000/in-ports/port@4/endpoint       0  '/soc@0/funnel@10c2c000/in-ports/port@5/endpoint       /  '/soc@0/funnel@10c2c000/out-ports/port/endpoint        -  (/soc@0/tpdm@10c38000/out-ports/port/endpoint          -  ( /soc@0/tpdm@10c39000/out-ports/port/endpoint          .  (0/soc@0/tpda@10c3c000/in-ports/port@4/endpoint         .  (?/soc@0/tpda@10c3c000/in-ports/port@f/endpoint         /  (O/soc@0/tpda@10c3c000/in-ports/port@10/endpoint        /  (_/soc@0/tpda@10c3c000/in-ports/port@11/endpoint        -  (o/soc@0/tpda@10c3c000/out-ports/port/endpoint          .  (~/soc@0/funnel@10c3d000/in-ports/port/endpoint         /  (/soc@0/funnel@10c3d000/out-ports/port/endpoint        -  (/soc@0/tpdm@10cc1000/out-ports/port/endpoint          .  (/soc@0/tpda@10cc4000/in-ports/port@2/endpoint         -  (/soc@0/tpda@10cc4000/out-ports/port/endpoint          .  (/soc@0/funnel@10cc5000/in-ports/port/endpoint         /  (/soc@0/funnel@10cc5000/out-ports/port/endpoint        0  (/soc@0/funnel@10d04000/in-ports/port@6/endpoint       /  ) /soc@0/funnel@10d04000/out-ports/port/endpoint        -  )/soc@0/tpdm@10d08000/out-ports/port/endpoint          -  )/soc@0/tpdm@10d09000/out-ports/port/endpoint          -  )./soc@0/tpdm@10d0a000/out-ports/port/endpoint          -  )=/soc@0/tpdm@10d0b000/out-ports/port/endpoint          -  )L/soc@0/tpdm@10d0c000/out-ports/port/endpoint          -  )[/soc@0/tpdm@10d0d000/out-ports/port/endpoint          -  )j/soc@0/tpdm@10d0e000/out-ports/port/endpoint          -  )y/soc@0/tpdm@10d0f000/out-ports/port/endpoint          .  )/soc@0/tpda@10d12000/in-ports/port@0/endpoint         .  )/soc@0/tpda@10d12000/in-ports/port@1/endpoint         .  )/soc@0/tpda@10d12000/in-ports/port@2/endpoint         .  )/soc@0/tpda@10d12000/in-ports/port@3/endpoint         .  )/soc@0/tpda@10d12000/in-ports/port@4/endpoint         .  )/soc@0/tpda@10d12000/in-ports/port@5/endpoint         .  )/soc@0/tpda@10d12000/in-ports/port@6/endpoint         .  )/soc@0/tpda@10d12000/in-ports/port@7/endpoint         -  )/soc@0/tpda@10d12000/out-ports/port/endpoint          .  */soc@0/funnel@10d13000/in-ports/port/endpoint         /  */soc@0/funnel@10d13000/out-ports/port/endpoint          *&/soc@0/iommu@15000000           *0/soc@0/iommu@15400000         %  *:/soc@0/interrupt-controller@17000000          =  *?/soc@0/interrupt-controller@17000000/msi-controller@17040000            *G/soc@0/mailbox@17430000         *R/soc@0/rsc@17500000         *[/soc@0/rsc@17500000/bcm-voter         %  *j/soc@0/rsc@17500000/clock-controller          %  *q/soc@0/rsc@17500000/power-controller          /  *x/soc@0/rsc@17500000/power-controller/opp-table        6  */soc@0/rsc@17500000/power-controller/opp-table/opp-16         6  */soc@0/rsc@17500000/power-controller/opp-table/opp-48         6  */soc@0/rsc@17500000/power-controller/opp-table/opp-52         6  */soc@0/rsc@17500000/power-controller/opp-table/opp-56         6  */soc@0/rsc@17500000/power-controller/opp-table/opp-60         6  */soc@0/rsc@17500000/power-controller/opp-table/opp-64         6  + /soc@0/rsc@17500000/power-controller/opp-table/opp-80         7  +/soc@0/rsc@17500000/power-controller/opp-table/opp-128        7  +%/soc@0/rsc@17500000/power-controller/opp-table/opp-144        7  +7/soc@0/rsc@17500000/power-controller/opp-table/opp-192        7  +I/soc@0/rsc@17500000/power-controller/opp-table/opp-256        7  +X/soc@0/rsc@17500000/power-controller/opp-table/opp-320        7  +j/soc@0/rsc@17500000/power-controller/opp-table/opp-336        7  +|/soc@0/rsc@17500000/power-controller/opp-table/opp-384        7  +/soc@0/rsc@17500000/power-controller/opp-table/opp-416        &  +/soc@0/rsc@17500000/regulators-0/bob1         &  +/soc@0/rsc@17500000/regulators-0/bob2         &  +/soc@0/rsc@17500000/regulators-0/ldo2         &  +/soc@0/rsc@17500000/regulators-0/ldo4         '  +/soc@0/rsc@17500000/regulators-0/ldo13        '  +/soc@0/rsc@17500000/regulators-0/ldo14        '  +/soc@0/rsc@17500000/regulators-0/ldo15        &  +/soc@0/rsc@17500000/regulators-1/ldo3         '  ,/soc@0/rsc@17500000/regulators-1/smps4        &  ,/soc@0/rsc@17500000/regulators-2/ldo1         &  , /soc@0/rsc@17500000/regulators-2/ldo2         &  ,-/soc@0/rsc@17500000/regulators-2/ldo3         &  ,:/soc@0/rsc@17500000/regulators-3/ldo2         &  ,G/soc@0/rsc@17500000/regulators-3/ldo3         '  ,T/soc@0/rsc@17500000/regulators-4/smps1        &  ,a/soc@0/rsc@17500000/regulators-6/ldo3         '  ,n/soc@0/rsc@17500000/regulators-7/smps5        &  ,{/soc@0/rsc@17500000/regulators-7/ldo1         &  ,/soc@0/rsc@17500000/regulators-7/ldo2         &  ,/soc@0/rsc@17500000/regulators-7/ldo3           ,/soc@0/sram@18b4e000          (  ,/soc@0/sram@18b4e000/scp-sram-section@0       *  ,/soc@0/sram@18b4e000/scp-sram-section@200           ,/soc@0/watchdog@1c840000            ,/soc@0/efuse@221c8000         (  ,/soc@0/efuse@221c8000/gpu-speed-bin@119         ,/soc@0/pmu@24091000/opp-table           ,/soc@0/pmu@240b3400         -
/soc@0/pmu@240b5400         -/soc@0/pmu@240b5400/opp-table           --/soc@0/remoteproc@32300000          -=/thermal-zones        1  -K/thermal-zones/gpuss-0-thermal/trips/trip-point0          1  -Y/thermal-zones/gpuss-1-thermal/trips/trip-point0          1  -g/thermal-zones/gpuss-2-thermal/trips/trip-point0          1  -u/thermal-zones/gpuss-3-thermal/trips/trip-point0          1  -/thermal-zones/gpuss-4-thermal/trips/trip-point0          1  -/thermal-zones/gpuss-5-thermal/trips/trip-point0          1  -/thermal-zones/gpuss-6-thermal/trips/trip-point0          1  -/thermal-zones/gpuss-7-thermal/trips/trip-point0          !  -/thermal-zones/pmc8380-6-thermal          .  -/pmic-glink/connector@0/ports/port@0/endpoint         .  -/pmic-glink/connector@0/ports/port@1/endpoint         .  -/pmic-glink/connector@1/ports/port@0/endpoint         .  ./pmic-glink/connector@1/ports/port@1/endpoint           .!/regulator-edp-3p3          ../regulator-nvme         .8/regulator-vph-pwr          .@/regulator-wcn-0p95         .N/regulator-wcn-1p9          .[/regulator-wcn-3p3          .h/wcn7850-pmu/regulators/ldo0            .y/wcn7850-pmu/regulators/ldo1            ./wcn7850-pmu/regulators/ldo2            ./wcn7850-pmu/regulators/ldo3            ./wcn7850-pmu/regulators/ldo4            ./wcn7850-pmu/regulators/ldo5            ./wcn7850-pmu/regulators/ldo6            ./wcn7850-pmu/regulators/ldo7            ./wcn7850-pmu/regulators/ldo8            /	/wcn7850-pmu/regulators/ldo9             	interrupt-parent #address-cells #size-cells model compatible chassis-type clock-frequency #clock-cells phandle clocks clock-mult clock-div device_type reg enable-method next-level-cache power-domains power-domain-names cache-level cache-unified cpu entry-method idle-state-name arm,psci-suspend-param entry-latency-us exit-latency-us min-residency-us remote-endpoint interconnects qcom,dload-mode mboxes mbox-names shmem #power-domain-cells #interconnect-cells qcom,bcm-voters interrupts domain-idle-states ranges no-map hwlocks size reusable linux,cma-default opp-hz required-opps interrupts-extended qcom,smem qcom,local-pid qcom,remote-pid qcom,entry-name #qcom,smem-state-cells interrupt-controller #interrupt-cells dma-ranges #reset-cells #mbox-cells dma-channels dma-channel-mask #dma-cells iommus status clock-names interconnect-names dmas dma-names pinctrl-0 pinctrl-names operating-points-v2 max-speed vddaon-supply vddwlcx-supply vddwlmx-supply vddrfacmn-supply vddrfa0p8-supply vddrfa1p2-supply vddrfa1p8-supply hid-descr-addr wakeup-source #phy-cells vdd3v3-supply vdd1v8-supply reset-gpios interrupt-names #qcom,sensors #thermal-sensor-cells resets vdd-supply vdda12-supply phys reset-names mode-switch orientation-switch vdda-phy-supply vdda-pll-supply reg-names bus-range dma-coherent linux,pci-domain num-lanes interrupt-map-mask interrupt-map assigned-clocks assigned-clock-rates phy-names eq-presets-8gts eq-presets-16gts opp-peak-kBps opp-level clock-output-names msi-map perst-gpios wake-gpios vddpe-3v3-supply qcom,4ln-config-sel vddpcie0p9-supply vddpcie1p8-supply #hwlock-cells qcom,gmu #cooling-cells nvmem-cells nvmem-cell-names memory-region firmware-name qcom,opp-acd-level opp-supported-hw qcom,qmp #iommu-cells #global-interrupts qcom,smem-states qcom,smem-state-names label qcom,glink-channels qcom,non-secure-domain qcom,domain qcom,intents #sound-dai-cells qcom,protection-domain sound-name-prefix qcom,din-ports qcom,dout-ports qcom,ports-sinterval qcom,ports-offset1 qcom,ports-offset2 qcom,ports-hstart qcom,ports-hstop qcom,ports-word-length qcom,ports-block-pack-mode qcom,ports-block-group-count qcom,ports-lane-control qcom,ports-sinterval-low gpio-controller #gpio-cells gpio-ranges pins function drive-strength slew-rate bias-disable bias-bus-hold output-high input-enable qcom,dll-config qcom,ddr-config bus-width snps,dis_u2_susphy_quirk snps,dis_enblslpm_quirk snps,usb3_lpm_capable snps,dis-u1-entry-quirk snps,dis-u2-entry-quirk qcom,select-utmi-as-pipe-clk maximum-speed dr_mode assigned-clock-parents data-lanes link-frequencies enable-gpios power-supply qcom,pdc-ranges qcom,ee qcom,channel linux,code qcom,no-alarm qcom,uefi-rtc-info bits #pwm-cells power-source qcom,drive-strength bias-pull-down input-disable output-enable vdd18-supply vdd3-supply wakeup-parent gpio-reserved-ranges bias-pull-up output-low qcom,cmb-element-bits qcom,cmb-msrs-num qcom,dsb-element-bits qcom,dsb-msrs-num #redistributor-regions redistributor-stride msi-controller #msi-cells qcom,tcs-offset qcom,drv-id qcom,tcs-config qcom,pmic-id vdd-bob1-supply vdd-bob2-supply vdd-l1-l4-l10-supply vdd-l2-l13-l14-supply vdd-l5-l16-supply vdd-l6-l7-supply vdd-l8-l9-supply vdd-l12-supply vdd-l15-supply vdd-l17-supply regulator-name regulator-min-microvolt regulator-max-microvolt regulator-initial-mode vdd-l1-supply vdd-l2-supply vdd-l3-supply vdd-s4-supply vdd-s1-supply vdd-s2-supply vdd-s5-supply frame-number thermal-sensors temperature hysteresis polling-delay-passive trip cooling-device serial1 linux,input-type wakeup-event-action orientation-gpios power-role data-role gpio enable-active-high regulator-always-on regulator-boot-on vin-supply vddio-supply vdddig-supply wlan-enable-gpios bt-enable-gpios xo_board sleep_clk bi_tcxo_div2 bi_tcxo_ao_div2 cpu0 l2_0 cpu1 cpu2 cpu3 cpu4 l2_1 cpu5 cpu6 cpu7 cpu8 l2_2 cpu9 cpu10 cpu11 cpu_map_cluster2 cluster_c4 cluster_cl4 cluster_cl5 eud_in scm scmi_dvfs clk_virt mc_virt cpu_pd0 cpu_pd1 cpu_pd2 cpu_pd3 cpu_pd4 cpu_pd5 cpu_pd6 cpu_pd7 cpu_pd8 cpu_pd9 cpu_pd10 cpu_pd11 cluster_pd0 cluster_pd1 cluster_pd2 system_pd gunyah_hyp_mem hyp_elf_package_mem ncc_mem cpucp_log_mem cpucp_mem tags_mem xbl_dtlog_mem xbl_ramdump_mem aop_image_mem aop_cmd_db_mem aop_config_mem tme_crash_dump_mem tme_log_mem uefi_log_mem secdata_apss_mem pdp_ns_shared_mem gpu_prr_mem tpm_control_mem usb_ucsi_shared_mem pld_pep_mem pld_gmu_mem pld_pdp_mem tz_stat_mem xbl_tmp_buffer_mem adsp_rpc_remote_heap_mem spu_secure_shared_memory_mem adsp_boot_dtb_mem spss_region_mem adsp_boot_mem video_mem adspslpi_mem q6_adsp_dtb_mem cdsp_mem q6_cdsp_dtb_mem gpu_microcode_mem cvp_mem camera_mem av1_encoder_mem wpss_mem q6_wpss_dtb_mem xbl_sc_mem qtee_mem ta_mem tags_mem1 llcc_lpi_mem smem_mem qup_opp_table_100mhz qup_opp_table_120mhz smp2p_adsp_out smp2p_adsp_in smp2p_cdsp_out smp2p_cdsp_in soc gcc ipcc gpi_dma2 qupv3_2 i2c16 spi16 i2c17 spi17 i2c18 spi18 i2c19 spi19 i2c20 spi20 i2c21 spi21 uart21 i2c22 spi22 i2c23 spi23 gpi_dma1 qupv3_1 i2c8 spi8 i2c9 spi9 i2c10 spi10 i2c11 spi11 i2c12 spi12 i2c13 spi13 i2c14 spi14 uart14 i2c15 spi15 gpi_dma0 qupv3_0 i2c0 spi0 i2c1 spi1 i2c2 uart2 spi2 i2c3 spi3 i2c4 spi4 i2c5 eusb5_repeater eusb3_repeater eusb6_repeater spi5 i2c6 spi6 i2c7 spi7 tsens0 tsens1 tsens2 tsens3 usb_1_ss0_hsphy usb_1_ss0_qmpphy usb_1_ss0_qmpphy_out usb_1_ss0_qmpphy_usb_ss_in usb_1_ss0_qmpphy_dp_in usb_1_ss1_hsphy usb_1_ss1_qmpphy usb_1_ss1_qmpphy_out usb_1_ss1_qmpphy_usb_ss_in usb_1_ss1_qmpphy_dp_in usb_1_ss2_hsphy usb_1_ss2_qmpphy usb_1_ss2_qmpphy_out usb_1_ss2_qmpphy_usb_ss_in usb_1_ss2_qmpphy_dp_in cnoc_main config_noc system_noc pcie_south_anoc pcie_center_anoc aggre1_noc aggre2_noc pcie_north_anoc usb_center_anoc usb_north_anoc usb_south_anoc mmss_noc pcie3 pcie3_opp_table pcie3_port pcie3_phy pcie6a pcie6a_phy pcie5 pcie5_phy pcie4 pcie4_port0 pcie4_phy tcsr_mutex tcsr gpu gpu_zap_shader gpu_opp_table gmu_opp_table gpucc adreno_smmu gem_noc nsp_noc remoteproc_adsp q6apm q6apmbedai q6apmdai q6prm q6prmcc lpass_wsa2macro swr3 lpass_rxmacro swr1 lpass_txmacro lpass_wsamacro swr0 lpass_audiocc swr2 lpass_vamacro lpass_tlmm tx_swr_active rx_swr_active dmic01_default dmic23_default wsa_swr_active wsa2_swr_active lpasscc lpass_ag_noc lpass_lpiaon_noc lpass_lpicx_noc sdhc_2 sdhc2_opp_table sdhc_4 sdhc4_opp_table usb_2_hsphy usb_mp_hsphy0 usb_mp_hsphy1 usb_mp_qmpphy0 usb_mp_qmpphy1 usb_1_ss2 usb_1_ss2_dwc3 usb_1_ss2_dwc3_hs usb_1_ss2_dwc3_ss usb_2 usb_2_dwc3 usb_2_dwc3_hs usb_mp usb_mp_dwc3 usb_1_ss0 usb_1_ss0_dwc3 usb_1_ss0_dwc3_hs usb_1_ss0_dwc3_ss usb_1_ss1 usb_1_ss1_dwc3 usb_1_ss1_dwc3_hs usb_1_ss1_dwc3_ss iris iris_opp_table videocc mdss mdss_mdp mdss_intf0_out mdss_intf4_out mdss_intf5_out mdss_intf6_out mdp_opp_table mdss_dp0 mdss_dp0_in mdss_dp0_out mdss_dp0_opp_table mdss_dp1 mdss_dp1_in mdss_dp1_out mdss_dp1_opp_table mdss_dp2 mdss_dp2_in mdss_dp2_out mdss_dp2_opp_table mdss_dp3 mdss_dp3_in mdss_dp3_out mdss_dp3_opp_table edp_panel_in mdss_dp2_phy mdss_dp3_phy dispcc pdc aoss_qmp spmi spmi_bus0 pmk8550 pmk8550_pon pon_pwrkey pon_resin pmk8550_rtc pmk8550_sdam_2 reboot_reason pmk8550_sdam_15 charge_limit_en charge_limit_end charge_limit_delta pmk8550_gpios pmk8550_pwm pm8550 pm8550_temp_alarm pm8550_gpios pm8550_flash pm8550_pwm pm8550ve_2 pm8550ve_2_temp_alarm pm8550ve_2_gpios pmc8380_3 pmc8380_3_temp_alarm pmc8380_3_gpios edp_bl_en pmc8380_4 pmc8380_4_temp_alarm pmc8380_4_gpios pmc8380_5 pmc8380_5_temp_alarm pmc8380_5_gpios pmc8380_6 pmc8380_6_temp_alarm pmc8380_6_gpios pm8550ve_8 pm8550ve_8_temp_alarm pm8550ve_8_gpios pm8550ve_9 pm8550ve_9_temp_alarm pm8550ve_9_gpios pm8010 pm8010_temp_alarm spmi_bus1 smb2360_0 smb2360_0_eusb2_repeater smb2360_1 smb2360_1_eusb2_repeater smb2360_2 smb2360_2_eusb2_repeater smb2360_3 smb2360_3_eusb2_repeater edp0_hpd_default qup_i2c0_data_clk qup_i2c1_data_clk qup_i2c2_data_clk qup_i2c3_data_clk qup_i2c4_data_clk qup_i2c5_data_clk qup_i2c6_data_clk qup_i2c7_data_clk qup_i2c8_data_clk qup_i2c9_data_clk qup_i2c10_data_clk qup_i2c11_data_clk qup_i2c12_data_clk qup_i2c13_data_clk qup_i2c14_data_clk qup_i2c15_data_clk qup_i2c16_data_clk qup_i2c17_data_clk qup_i2c18_data_clk qup_i2c19_data_clk qup_i2c20_data_clk qup_i2c21_data_clk qup_i2c22_data_clk qup_i2c23_data_clk qup_spi0_cs qup_spi0_data_clk qup_spi1_cs qup_spi1_data_clk qup_spi2_cs qup_spi2_data_clk qup_spi3_cs qup_spi3_data_clk qup_spi4_cs qup_spi4_data_clk qup_spi5_cs qup_spi5_data_clk qup_spi6_cs qup_spi6_data_clk qup_spi7_cs qup_spi7_data_clk qup_spi8_cs qup_spi8_data_clk qup_spi9_cs qup_spi9_data_clk qup_spi10_cs qup_spi10_data_clk qup_spi11_cs qup_spi11_data_clk qup_spi12_cs qup_spi12_data_clk qup_spi13_cs qup_spi13_data_clk qup_spi14_cs qup_spi14_data_clk qup_spi15_cs qup_spi15_data_clk qup_spi16_cs qup_spi16_data_clk qup_spi17_cs qup_spi17_data_clk qup_spi18_cs qup_spi18_data_clk qup_spi19_cs qup_spi19_data_clk qup_spi20_cs qup_spi20_data_clk qup_spi21_cs qup_spi21_data_clk qup_spi22_cs qup_spi22_data_clk qup_spi23_cs qup_spi23_data_clk qup_uart2_default qup_uart14_default qup_uart21_default sdc2_default sdc2_sleep edp_reg_en eusb3_reset_n eusb5_reset_n eusb6_reset_n hall_int_n_default kybd_default nvme_reg_en pcie4_default pcie6a_default tpad_default wcn_bt_en wcn_sw_en wcn_wlan_en stm_out dcc_tpdm_out qdss_tpda_in0 qdss_tpda_in1 qdss_tpda_out qdss_tpdm_out funnel0_in6 funnel0_in7 funnel0_out funnel1_in2 funnel1_in5 funnel1_in6 funnel1_out qdss_funnel_in0 qdss_funnel_in1 qdss_funnel_out mxa_tpdm_out gcc_tpdm_out prng_tpdm_out lpass_cx_tpdm_out lpass_cx_funnel_in0 lpass_cx_funnel_out qm_tpdm_out dlst_tpdm0_out dlst_tpdm1_out dlst_tpda_in8 dlst_tpda_in9 dlst_tpda_out dlst_funnel_in0 dlst_funnel_out aoss_funnel_in3 aoss_funnel_in6 aoss_funnel_in7 aoss_funnel_out etf0 etf0_in etf0_out swao_rep_in swao_rep_out1 aoss_tpda_in0 aoss_tpda_in1 aoss_tpda_in2 aoss_tpda_in3 aoss_tpda_in4 aoss_tpda_out aoss_tpdm0_out aoss_tpdm1_out aoss_tpdm2_out aoss_tpdm3_out aoss_tpdm4_out lpicc_tpdm_out ddr_lpi_tpda_in ddr_lpi_tpda_out ddr_lpi_funnel_in0 ddr_lpi_funnel_out mm_tpdm_out mm_funnel_in4 mm_funnel_out dlct1_tpdm_out ipcc_tpdm_out dlct1_tpda_in4 dlct1_tpda_in19 dlct1_tpda_in20 dlct1_tpda_in21 dlct1_tpda_in26 dlct1_tpda_in27 dlct1_tpda_out dlct1_funnel_in0 dlct1_funnel_in4 dlct1_funnel_in5 dlct1_funnel_out dlct2_tpdm0_out dlct2_tpdm1_out dlct2_tpda_in4 dlct2_tpda_in15 dlct2_tpda_in16 dlct2_tpda_in17 dlct2_tpda_out dlct2_funnel_in0 dlct2_funnel_out tmess_tpdm1_out tmess_tpda_in2 tmess_tpda_out tmess_funnel_in0 tmess_funnel_out ddr_funnel0_in6 ddr_funnel0_out llcc0_tpdm_out llcc1_tpdm_out llcc2_tpdm_out llcc3_tpdm_out llcc4_tpdm_out llcc5_tpdm_out llcc6_tpdm_out llcc7_tpdm_out llcc_tpda_in0 llcc_tpda_in1 llcc_tpda_in2 llcc_tpda_in3 llcc_tpda_in4 llcc_tpda_in5 llcc_tpda_in6 llcc_tpda_in7 llcc_tpda_out ddr_funnel1_in0 ddr_funnel1_out apps_smmu pcie_smmu intc gic_its cpucp_mbox apps_rsc apps_bcm_voter rpmhcc rpmhpd rpmhpd_opp_table rpmhpd_opp_ret rpmhpd_opp_min_svs rpmhpd_opp_low_svs_d2 rpmhpd_opp_low_svs_d1 rpmhpd_opp_low_svs_d0 rpmhpd_opp_low_svs rpmhpd_opp_low_svs_l1 rpmhpd_opp_svs rpmhpd_opp_svs_l0 rpmhpd_opp_svs_l1 rpmhpd_opp_nom rpmhpd_opp_nom_l1 rpmhpd_opp_nom_l2 rpmhpd_opp_turbo rpmhpd_opp_turbo_l1 vreg_bob1 vreg_bob2 vreg_l2b_3p0 vreg_l4b_1p8 vreg_l13b_3p0 vreg_l14b_3p0 vreg_l15b_1p8 vreg_l3c_0p8 vreg_s4c_1p8 vreg_l1d_0p8 vreg_l2d_0p9 vreg_l3d_1p8 vreg_l2e_0p8 vreg_l3e_1p2 vreg_s1f_0p7 vreg_l3i_0p8 vreg_s5j_1p2 vreg_l1j_0p8 vreg_l2j_1p2 vreg_l3j_0p8 sram cpu_scp_lpri0 cpu_scp_lpri1 sbsa_watchdog qfprom gpu_speed_bin llcc_bwmon_opp_table bwmon_cluster0 bwmon_cluster2 cpu_bwmon_opp_table remoteproc_cdsp thermal_zones gpuss0_alert0 gpuss1_alert0 gpuss2_alert0 gpuss3_alert0 gpuss4_alert0 gpuss5_alert0 gpuss6_alert0 gpuss7_alert0 pmc8380_6_thermal pmic_glink_ss0_hs_in pmic_glink_ss0_ss_in pmic_glink_ss1_hs_in pmic_glink_ss1_ss_in vreg_edp_3p3 vreg_nvme vph_pwr vreg_wcn_0p95 vreg_wcn_1p9 vreg_wcn_3p3 vreg_pmu_rfa_cmn vreg_pmu_aon_0p59 vreg_pmu_wlcx_0p8 vreg_pmu_wlmx_0p85 vreg_pmu_btcmx_0p85 vreg_pmu_rfa_0p8 vreg_pmu_rfa_1p2 vreg_pmu_rfa_1p8 vreg_pmu_pcie_0p9 vreg_pmu_pcie_1p8 