     8  D   (            	                                                                     3   ,Gateworks Venice GW75xx-2x i.MX8MP Development Kit        &   2gateworks,imx8mp-gw75xx-2x fsl,imx8mp      aliases       &   =/soc@0/bus@30800000/ethernet@30bf0000         &   G/soc@0/bus@30800000/ethernet@30bf0000         "   Q/soc@0/bus@30000000/gpio@30200000         "   W/soc@0/bus@30000000/gpio@30210000         "   ]/soc@0/bus@30000000/gpio@30220000         "   c/soc@0/bus@30000000/gpio@30230000         "   i/soc@0/bus@30000000/gpio@30240000         !   o/soc@0/bus@30800000/i2c@30a20000          !   t/soc@0/bus@30800000/i2c@30a30000          !   y/soc@0/bus@30800000/i2c@30a40000          !   ~/soc@0/bus@30800000/i2c@30a50000          !   /soc@0/bus@30800000/i2c@30ad0000          !   /soc@0/bus@30800000/i2c@30ae0000          !   /soc@0/bus@30800000/mmc@30b40000          !   /soc@0/bus@30800000/mmc@30b50000          !   /soc@0/bus@30800000/mmc@30b60000          6   /soc@0/bus@30800000/spba-bus@30800000/serial@30860000         6   /soc@0/bus@30800000/spba-bus@30800000/serial@30890000         6   /soc@0/bus@30800000/spba-bus@30800000/serial@30880000         $   /soc@0/bus@30800000/serial@30a60000       !   /soc@0/bus@30800000/spi@30bb0000          (   /soc@0/bus@30800000/i2c@30a20000/rtc@68       .   /soc@0/bus@30000000/snvs@30370000/snvs-rtc-lp         cpus                                 idle-states          psci       cpu-pd-wait          2arm,idle-state             3                                       !  
        2          D            cpu@0           Lcpu          2arm,cortex-a53          X            \             cpsci            q           ~   @                                 @                                         speed_grade                                          *           D         cpu@1           Lcpu          2arm,cortex-a53          X           \             cpsci            q           ~   @                                 @                                                               *           D         cpu@2           Lcpu          2arm,cortex-a53          X           \             cpsci            q           ~   @                                 @                                                               *           D         cpu@3           Lcpu          2arm,cortex-a53          X           \             cpsci            q           ~   @                                 @                                                               *           D         l2-cache0            2cache            5        C           s              @                   D            opp-table            2operating-points-v2          O        D      opp-1200000000          Z    G         a P        o              I               opp-1600000000          Z    _^         a ~        o               I               opp-1800000000          Z    kI         a B@        o                I                  clock-osc-32k            2fixed-clock                                osc_32k         D   &      clock-osc-24m            2fixed-clock                     n6         osc_24m         D   '      clock-ext1           2fixed-clock                     k@      	  clk_ext1            D   (      clock-ext2           2fixed-clock                     k@      	  clk_ext2            D   )      clock-ext3           2fixed-clock                     k@      	  clk_ext3            D   *      clock-ext4           2fixed-clock                     k@      	  clk_ext4            D   +      funnel           2arm,coresight-static-funnel    in-ports                                 port@0          X       endpoint                       D            port@1          X      endpoint               	        D            port@2          X      endpoint               
        D            port@3          X      endpoint                       D               out-ports      port       endpoint                       D                  reserved-memory                                      dsp@92400000            X    @                        	  disabled             pmu          2arm,cortex-a53-pmu                        psci             2arm,psci-1.0             smc       thermal-zones      cpu-thermal                              !         trips      trip0           1 L        =          Spassive         D         trip1           1 s        =        	  Scritical             cooling-maps       map0            H         T  M                                 soc-thermal                              !          trips      trip0           1 L        =          Spassive         D         trip1           1 s        =        	  Scritical             cooling-maps       map0            H         T  M                                    timer            2arm,armv8-timer       0                                
           z          \      soc@0            2fsl,imx8mp-soc simple-bus                                                >                      soc_unique_id      etm@28440000          "   2arm,coresight-etm4x arm,primecell           X(D             s           \      ]      	  wapb_pclk       out-ports      port       endpoint                       D                  etm@28540000          "   2arm,coresight-etm4x arm,primecell           X(T             s           \      ]      	  wapb_pclk       out-ports      port       endpoint                       D   	               etm@28640000          "   2arm,coresight-etm4x arm,primecell           X(d             s           \      ]      	  wapb_pclk       out-ports      port       endpoint                       D   
               etm@28740000          "   2arm,coresight-etm4x arm,primecell           X(t             s           \      ]      	  wapb_pclk       out-ports      port       endpoint                       D                  funnel@28c03000       +   2arm,coresight-dynamic-funnel arm,primecell          X(0            \      ]      	  wapb_pclk       in-ports                                 port@0          X       endpoint                       D            port@1          X      endpoint             port@2          X      endpoint                out-ports      port       endpoint                       D                  etf@28c04000              2arm,coresight-tmc arm,primecell         X(@            \      ]      	  wapb_pclk       in-ports       port       endpoint                       D               out-ports      port       endpoint                       D                   etr@28c06000              2arm,coresight-tmc arm,primecell         X(`            \      ]      	  wapb_pclk       in-ports       port       endpoint                        D                  bus@30000000             2fsl,aips-bus simple-bus         X0    @                                       gpio@30200000            2fsl,imx8mp-gpio fsl,imx35-gpio          X0                     @          A           \                                                         !                gpio@30210000            2fsl,imx8mp-gpio fsl,imx35-gpio          X0!                    B          C           \                                                         !       #           D   6      gpio@30220000            2fsl,imx8mp-gpio fsl,imx35-gpio          X0"                    D          E           \                                                          !       8      !                 D   K      gpio@30230000            2fsl,imx8mp-gpio fsl,imx35-gpio          X0#                    F          G           \                                                         !       R          C   gpiod   gpiob gpioc                     pci_usb_sel  pci_wdis#             D   o      gpio@30240000            2fsl,imx8mp-gpio fsl,imx35-gpio          X0$                    H          I           \                                                         !       r           D   /      tmu@30260000             2fsl,imx8mp-tmu          X0&             \                "        calib                      D         watchdog@30280000            2fsl,imx8mp-wdt fsl,imx21-wdt            X0(                    N           \             okay            default            #               watchdog@30290000            2fsl,imx8mp-wdt fsl,imx21-wdt            X0)                    O           \           	  disabled          watchdog@302a0000            2fsl,imx8mp-wdt fsl,imx21-wdt            X0*                    
           \           	  disabled          timer@302d0000           2fsl,imx8mp-gpt fsl,imx6dl-gpt           X0-                    7           \                    wipg per       timer@302e0000           2fsl,imx8mp-gpt fsl,imx6dl-gpt           X0.                    6           \                    wipg per       timer@302f0000           2fsl,imx8mp-gpt fsl,imx6dl-gpt           X0/                    5           \                    wipg per       pinctrl@30330000             2fsl,imx8mp-iomuxc           X03             default            $        D   !   eqosgrp      P  $   T                    X                 |                                                                                x                    t                    h                    d                    `                    \                    l                    p                         D   H      ethphy0grp        0  $    x             @                  P        D   J      gscgrp          $                  P        D   5      i2c1grp       0  $     `         @     d         @         D   3      i2c1gpiogrp       0  $     `           @     d           @         D   4      i2c2grp       0  $    h         @     l         @         D   8      i2c2gpiogrp       0  $    h           @     l           @         D   9      i2c3grp       0  $    p         @     t         @         D   ;      i2c3gpiogrp       0  $    p           @     t           @         D   <      uart2grp          0  $  (             @  ,                @        D   1      usdhc3grp          $  $              (                h              l              p              t              |                L  $             P  (             T  ,             H  0                D   C      usdhc3-100mhzgrp           $  $              (                h              l              p              t              |                L  $             P  (             T  ,             H  0                D   D      usdhc3-200mhzgrp           $  $              (                h              l              p              t              |                L  $             P  (             T  ,             H  0                D   E      wdoggrp         $     |             f        D   #      hoggrp          $   H              @  @  L             @  @  X             @  @  \             @  @               @                @         D   $      accelgrp            $    H             Y        D   :      gpioledgrp        0  $                                             D   }      pciegrp         $                         D   n      ppsgrp          $                         D   ~      regusb2grp          $  x                        D         regusdhc2vmmcgrp            $     8              @        D         spi2grp       `  $    P  h         @    T  p         @    X  l         @    \             @        D   .      uart1grp          0  $                @  $                @        D   0      usdhc2grp           $                         $                   (                   ,                   0                   4                 $                        D   >      usdhc2-100mhzgrp            $                         $                   (                   ,                   0                   4                 $                        D   @      usdhc2-200mhzgrp            $                         $                   (                   ,                   0                   4                 $                        D   A      usdhc2gpiogrp           $                          D   ?         syscon@30340000          2fsl,imx8mp-iomuxc-gpr syscon            X04             D   2      efuse@30350000        )   2fsl,imx8mp-ocotp fsl,imx8mm-ocotp syscon            X05             \                                  unique-id@8         X              D         speed-grade@10          X              D         mac-address@90          X              D   F      mac-address@96          X              D   G      calib@264           X  d           D   "         clock-controller@30360000         $   2fsl,imx8mp-anatop fsl,imx8mm-anatop         X06                      snvs@30370000         #   2fsl,sec-v4.0-mon syscon simple-mfd          X07             D   %   snvs-rtc-lp          2fsl,sec-v4.0-mon-rtc-lp         -   %        4   4                                    \            	  wsnvs-rtc          snvs-powerkey            2fsl,sec-v4.0-pwrkey         -   %                          \              wsnvs-pwrkey         ;   t         I      	  disabled          snvs-lpgpr        +   2fsl,imx8mp-snvs-lpgpr fsl,imx7d-snvs-lpgpr           clock-controller@30380000            2fsl,imx8mp-ccm          X08                    U          V                      \   &   '   (   )   *   +      4  wosc_32k osc_24m clk_ext1 clk_ext2 clk_ext3 clk_ext4       (  W      B            g      h            (  g      8      ,      A      8      @        ~        ; / e         D         reset-controller@30390000            2fsl,imx8mp-src syscon           X09                    Y                      D   ]      gpc@303a0000             2fsl,imx8mp-gpc          X0:                                 W                          pgc                              power-domain@0                      X            D   X      power-domain@1                      X           D   c      power-domain@2                      X           D   a      power-domain@3                      X           D   b      power-domain@4                      X           \      i      j             W     2      i      j        g      A      8      8        ~; / ׄ         D   w      power-domain@5                      X           \          6        W      l      H        g      8      8        ~ׄ /         D   M      power-domain@6                      X           \                 ,        D   q      power-domain@7                      X           \           f        W      e      f        g      8      8        ~/ ׄ         D   ,      power-domain@8                      X           \             D   s      power-domain@9                      X   	        \           4           ,        D   p      power-domain@10                     X   
        \                  D   W      power-domain@11                     X           D   t      power-domain@12                     X           D   u      power-domain@13                     X           D   v      power-domain@14                     X           \           c        W      d      c        g      @      3        ~e k@        D   d      power-domain@15                     X           D   e      power-domain@16                     X           D   Y      power-domain@17                     X           \     7             W     7        g      @        ~e         D   `      power-domain@18                     X           \             D   Z               bus@30400000             2fsl,aips-bus simple-bus         X0@   @                                       pwm@30660000             2fsl,imx8mp-pwm fsl,imx27-pwm            X0f                    Q           \                    wipg per                  	  disabled          pwm@30670000             2fsl,imx8mp-pwm fsl,imx27-pwm            X0g                    R           \                    wipg per                  	  disabled          pwm@30680000             2fsl,imx8mp-pwm fsl,imx27-pwm            X0h                    S           \                    wipg per                  	  disabled          pwm@30690000             2fsl,imx8mp-pwm fsl,imx27-pwm            X0i                    T           \                    wipg per                  	  disabled          timer@306a0000           2nxp,sysctr-timer            X0j                    /           \   '        wper       timer@306e0000           2fsl,imx8mp-gpt fsl,imx6dl-gpt           X0n                    3           \                    wipg per       timer@306f0000           2fsl,imx8mp-gpt fsl,imx6dl-gpt           X0o                    3           \                    wipg per       timer@30700000           2fsl,imx8mp-gpt fsl,imx6dl-gpt           X0p                    4           \                    wipg per          bus@30800000             2fsl,aips-bus simple-bus         X0   @                                       spba-bus@30800000            2fsl,spba-bus simple-bus         X0                                          spi@30820000                                    "   2fsl,imx8mp-ecspi fsl,imx6ul-ecspi           X0                               \                    wipg per         ~Ĵ         W              g      8            -             -                 rx tx         	  disabled          spi@30830000                                    "   2fsl,imx8mp-ecspi fsl,imx6ul-ecspi           X0                                \                    wipg per         ~Ĵ         W              g      8            -            -                 rx tx           okay            default            .           /            spi@30840000                                    "   2fsl,imx8mp-ecspi fsl,imx6ul-ecspi           X0                    !           \                    wipg per         ~Ĵ         W              g      8            -            -                 rx tx         	  disabled          serial@30860000          2fsl,imx8mp-uart fsl,imx6q-uart          X0                               \                    wipg per             -             -                  rx tx           okay            default            0      serial@30880000          2fsl,imx8mp-uart fsl,imx6q-uart          X0                               \                    wipg per             -             -                  rx tx         	  disabled          serial@30890000          2fsl,imx8mp-uart fsl,imx6q-uart          X0                               \                    wipg per             -             -                  rx tx           okay            default            1      can@308c0000             2fsl,imx8mp-flexcan          X0                               \      n              wipg per         W      t        g      0        ~bZ                        2            	  disabled          can@308d0000             2fsl,imx8mp-flexcan          X0                               \      n              wipg per         W      u        g      0        ~bZ                        2            	  disabled             crypto@30900000          2fsl,sec-v4.0                                     X0                 0                    [           \      k      n      	  waclk ipg       jr@1000          2fsl,sec-v4.0-job-ring           X                     i         	  disabled          jr@2000          2fsl,sec-v4.0-job-ring           X                      j         jr@3000          2fsl,sec-v4.0-job-ring           X  0                   r            i2c@30a20000             2fsl,imx8mp-i2c fsl,imx21-i2c                                      X0                    #           \              okay                     default gpio               3           4           /                 /         gsc@20           2gw,gsc          X               5             6                                                                    D   7   adc          2gw,gsc-adc                               channel@6                        X           (temp          channel@8                       X           (vdd_bat       channel@16                      X         	  (fan_tach          channel@82                      X           (vdd_vin         .  VT        channel@84                      X         	  (vdd_adc1            .  '  '      channel@86                      X         	  (vdd_adc2            .  '  '      channel@88                      X           (vdd_1p0       channel@8c                      X           (vdd_1p8       channel@8e                      X           (vdd_2p5       channel@90                      X           (vdd_3p3         .  '  '      channel@92                      X         	  (vdd_dram          channel@98                      X           (vdd_soc       channel@9a                      X           (vdd_arm       channel@a2                      X           (vdd_gsc         .  '  '         fan-controller@0             2gw,gsc-fan          X   
         gpio@23          2nxp,pca9555         X   #                                 7                   D   |      eeprom@50            2atmel,24c02         X   P        F         eeprom@51            2atmel,24c02         X   Q        F         eeprom@52            2atmel,24c02         X   R        F         eeprom@53            2atmel,24c02         X   S        F         rtc@68           2dallas,ds1672           X   h      pmic@69          2mps,mp5416          X   i   regulators     buck1           Obuck1           ^ P        v B@                        buck2           Obuck2           ^         v                         buck3           Obuck3           ^ P        v B@                          D         buck4           Obuck4           ^ w@        v w@                        ldo1            Oldo1            ^ w@        v w@                        ldo2            Oldo2            ^ B@        v B@                        ldo3            Oldo3            ^ &%        v &%                        ldo4            Oldo4            ^ 2Z        v 2Z                                 i2c@30a30000             2fsl,imx8mp-i2c fsl,imx21-i2c                                      X0                    $           \              okay                     default            8           9           /                 /         eeprom@52            2atmel,24c32         X   R        F          accelerometer@19             2st,lis2de12         X           default            :             /                                  i2c@30a40000             2fsl,imx8mp-i2c fsl,imx21-i2c                                      X0                    %           \              okay                     default            ;           <           /                 /            i2c@30a50000             2fsl,imx8mp-i2c fsl,imx21-i2c                                      X0                    &           \            	  disabled          serial@30a60000          2fsl,imx8mp-uart fsl,imx6q-uart          X0                               \                    wipg per             -             -                  rx tx         	  disabled          mailbox@30aa0000             2fsl,imx8mp-mu fsl,imx6sx-mu         X0                    X           \                       mailbox@30e60000             2fsl,imx8mp-mu fsl,imx6sx-mu         X0                                          \   =   $      	  disabled            D   {      i2c@30ad0000             2fsl,imx8mp-i2c fsl,imx21-i2c                                      X0                    L           \            	  disabled          i2c@30ae0000             2fsl,imx8mp-i2c fsl,imx21-i2c                                      X0                    M           \            	  disabled          mmc@30b40000          2   2fsl,imx8mp-usdhc fsl,imx8mm-usdhc fsl,imx7d-usdhc           X0                               \      n      _             wipg ahb per                                        	  disabled          mmc@30b50000          2   2fsl,imx8mp-usdhc fsl,imx8mm-usdhc fsl,imx7d-usdhc           X0                               \      n      _             wipg ahb per                                          okay          "  default state_100mhz state_200mhz              >   ?           @   ?           A   ?        	   6                 B      mmc@30b60000          2   2fsl,imx8mp-usdhc fsl,imx8mm-usdhc fsl,imx7d-usdhc           X0                               \      n      _             wipg ahb per                                          okay          "  default state_100mhz state_200mhz              C           D           E        W              ~ׄ                spi@30bb0000             2nxp,imx8mp-fspi         X0                   ,fspi_base fspi_mmap                k           \                    wfspi_en fspi            ~Ĵ         W                                      	  disabled          dma-controller@30bd0000           2fsl,imx8mp-sdma fsl,imx8mq-sdma         X0                               \            k        wipg ahb         6           Aimx/sdma/sdma-imx7d.bin         D   -      ethernet@30be0000         -   2fsl,imx8mp-fec fsl,imx8mq-fec fsl,imx6sx-fec            X0           0         v          w          x          y         (  \                                    "  wipg ahb ptp enet_clk_ref enet_out            W      ^                           g      6      :      ;      9        ~     sY@            Z           l              F        mac-address            2            	  disabled          ethernet@30bf0000         '   2nxp,imx8mp-dwmac-eqos snps,dwmac-5.10a          X0                                         ~macirq eth_wake_irq          \                                wstmmaceth pclk ptp_ref tx           W      ^                    g      6      :      ;        ~     sY@           G        mac-address            2         	  disabled            default            H      	  rgmii-id               I   mdio             2snps,dwmac-mdio                              ethernet-phy@0           2ethernet-phy-ieee802.3-c22             J        default         X                 K                                                                  D   I   leds                                 led@1           X                      lan         keep          led@2           X                      lan         keep                         bus@30c00000             2fsl,aips-bus simple-bus         X0   @                                       spba-bus@30c00000            2fsl,spba-bus simple-bus         X0                                          sai@30c10000             2fsl,imx8mp-sai fsl,imx8mq-sai           X0                       (  \   =              =      =      =           wbus mclk0 mclk1 mclk2 mclk3             L              L                  rx tx                  _         	  disabled          sai@30c20000             2fsl,imx8mp-sai fsl,imx8mq-sai           X0                       (  \   =             =      =      =           wbus mclk0 mclk1 mclk2 mclk3             L             L                  rx tx                  `         	  disabled          sai@30c30000             2fsl,imx8mp-sai fsl,imx8mq-sai           X0                       (  \   =             =   	   =   
   =           wbus mclk0 mclk1 mclk2 mclk3             L             L                  rx tx                  2         	  disabled          sai@30c50000             2fsl,imx8mp-sai fsl,imx8mq-sai           X0                       (  \   =             =      =      =           wbus mclk0 mclk1 mclk2 mclk3             L             L   	               rx tx                  Z         	  disabled          sai@30c60000             2fsl,imx8mp-sai fsl,imx8mq-sai           X0                       (  \   =             =      =      =           wbus mclk0 mclk1 mclk2 mclk3             L   
          L                  rx tx                  Z         	  disabled          sai@30c80000             2fsl,imx8mp-sai fsl,imx8mq-sai           X0                       (  \   =             =      =      =           wbus mclk0 mclk1 mclk2 mclk3             L             L                  rx tx                  o         	  disabled          easrc@30c90000        "   2fsl,imx8mp-easrc fsl,imx8mn-easrc           X0                    z           \   =           wmem            L             L             L             L             L             L             L             L                @  ctx0_rx ctx0_tx ctx1_rx ctx1_tx ctx2_rx ctx2_tx ctx3_rx ctx3_tx          imx/easrc/easrc-imx8mn.bin          .  @        <         	  disabled          audio-controller@30ca0000            2fsl,imx8mp-micfil           X0                       0         m          n          ,          -         (  \   =      =   6      &      '            )  wipg_clk ipg_clk_app pll8k pll11k clkext3               L                 rx        	  disabled          aud2htx@30cb0000             2fsl,imx8mp-aud2htx          X0                               \   =   !        wbus            L                  tx        	  disabled          xcvr@30cc0000            2fsl,imx8mp-xcvr          X0     0    0    0            ,ram regs rxfifo txfifo        $                                         \   =      =   &   =      =   #        wipg phy spba pll_ipg                L             L                  rx tx           L   =          	  disabled             dma-controller@30e00000           2fsl,imx8mp-sdma fsl,imx8mq-sdma         X0             6           \   =                wipg ahb                "           Aimx/sdma/sdma-imx7d.bin       dma-controller@30e10000           2fsl,imx8mp-sdma fsl,imx8mq-sdma         X0             6           \   =                wipg ahb                g           Aimx/sdma/sdma-imx7d.bin         D   L      clock-controller@30e20000            2fsl,imx8mp-audio-blk-ctrl           X0                                 @  \           {      |      }                       A      &  wahb sai1 sai2 sai3 sai5 sai6 sai7 axi              M        W                    ~p           D   =         interconnect@32700000            2fsl,imx8mp-noc fsl,imx8m-noc            X2p             \      g        S              N        D   [   opp-table            2operating-points-v2         D   N   opp-200000000           Z           opp-800000000           Z    /       opp-1000000000          Z    ;             bus@32c00000             2fsl,aips-bus simple-bus         X2   @                                       isi@32e00000             2fsl,imx8mp-isi          X2    @                          *           \                  waxi apb         g   O           O         	  disabled       ports                                port@0          X       endpoint               P        D   R         port@1          X      endpoint               Q        D   S               isp@32e10000             2fsl,imx8mp-isp          X2                    J            \                            wisp aclk hclk pclk             O      O         	  tisp csi2            g   O          	  disabled       ports                                port@1          X               isp@32e20000             2fsl,imx8mp-isp          X2                    K            \                            wisp aclk hclk pclk             O      O         	  tisp csi2            g   O         	  disabled       ports                                port@1          X               dwe@32e30000             2nxp,imx8mp-dw100            X2                    d           \                  waxi ahb            O         csi@32e40000          *   2fsl,imx8mp-mipi-csi2 fsl,imx8mm-mipi-csi2           X2                               沀         \                            wpclk wrap phy axi           W                    g      >                 O         	  disabled       ports                                port@0          X          port@1          X      endpoint               R        D   P               csi@32e50000          *   2fsl,imx8mp-mipi-csi2 fsl,imx8mm-mipi-csi2           X2                    P           沀         \                            wpclk wrap phy axi           W                    g      >                 O         	  disabled       ports                                port@0          X          port@1          X      endpoint               S        D   Q               dsi@32e60000             2fsl,imx8mp-mipi-dsim            X2             \                   wbus_clk sclk_mipi           W      b              g      8              ~ n6         n6                              O          	  disabled       ports                                port@0          X       endpoint               T        D   U         port@1          X      endpoint                   display-controller@32e80000          2fsl,imx8mp-lcdif            X2             \                       wpix axi disp_axi                                 O         	  disabled       port       endpoint               U        D   T            display-controller@32e90000          2fsl,imx8mp-lcdif            X2                               \                       wpix axi disp_axi               O         	  disabled       port       endpoint               V        D   \            blk-ctrl@32ec0000         !   2fsl,imx8mp-media-blk-ctrl syscon            X2                                    (     W   X   X   W   W   Y   W   Z   Z   Y      F  tbus mipi-dsi1 mipi-csi1 lcdif1 isi mipi-csi2 lcdif2 isp dwe mipi-dsi2              [      [      [      [      [      [      [      [      [       [      [   !   [      [   "   [      [   #   [         /  lcdif-rd lcdif-wr isi0 isi1 isi2 isp0 isp1 dwe        @  \                                              &  wapb axi cam1 cam2 disp1 disp2 isp phy         0  W      a      b           9     8            (  g      A      8      (      (      @        ~e          e =                   D   O   bridge@5c            2fsl,imx8mp-ldb          X   \     (         	  ,ldb lvds            \     I        wldb         W              g      (      	  disabled       ports                                port@0          X       endpoint               \        D   V         port@1          X      endpoint             port@2          X      endpoint                      pcie-phy@32f00000            2fsl,imx8mp-pcie-phy         X2             L   ]      ]           pciephy perst              ^                       okay                                \   _        wref         D   m      blk-ctrl@32f10000             2fsl,imx8mp-hsio-blk-ctrl syscon         X2     $        \                  	  wusb pcie               `   `   a   b   `   c      (  tbus usb usb-phy1 usb-phy2 pcie pcie-phy       @     [      [      [      [      [      [      [      [           noc-pcie usb1 usb2 pcie                                D   ^      blk-ctrl@32fc0000             2fsl,imx8mp-hdmi-blk-ctrl syscon         X2           (  \      c                               wapb axi ref_266m ref_24m fdcc         (     d   d   d   d   d   d   d   e   d   d      =  tbus irqsteer lcdif pai pvi trng hdmi-tx hdmi-tx-phy hdcp hrv          0     [      [      [      [      [      [           hrv lcdif-hdmi hdcp                    D   f      interrupt-controller@32fc2000         %   2fsl,imx8mp-irqsteer fsl,imx-irqsteer            X2                    +                                             @        \      c        wipg            f            D   g      display-bridge@32fc4000          2fsl,imx8mp-hdmi-pvi         X2@                 g                      f         	  disabled       ports                                port@0          X       endpoint               h        D   k         port@1          X      endpoint               i        D   l               display-controller@32fc6000          2fsl,imx8mp-lcdif            X2`                 g                   \   j      c             wpix axi disp_axi               f         	  disabled       port       endpoint               k        D   h            hdmi@32fd8000            2fsl,imx8mp-hdmi-tx          X2   ~             g                    \      c               j        wiahb isfr cec pix           W              g      6           f                    	  disabled       ports                                port@0          X       endpoint               l        D   i         port@1          X               phy@32fdff00             2fsl,imx8mp-hdmi-phy         X2            \      c              wapb ref         W              g                 f                                 	  disabled            D   j         pcie@33800000            2fsl,imx8mp-pcie         X3   @               ,dbi config          \          7              wpcie pcie_bus pcie_aux          W      x        ~         g      9                                 Lpci         ,             0  ݁                                               6           @                             ~msi                    M                       `                         ~                            }                            |                            {           n                          ^           L   ]      ]           apps turnoff               m      	  pcie-phy            okay            default            n           o            pcie-ep@33800000             2fsl,imx8mp-pcie-ep           X3           3     3             ,dbi addr_space dbi2 atu         \          7              wpcie pcie_bus pcie_aux          W      x        ~         g      9        6                             ~dma         n              ^           L   ]      ]           apps turnoff               m      	  pcie-phy                                	  disabled          gpu@38000000             2vivante,gc          X8                                 \           4           f        wcore shader bus reg                    W     3     4        g      A      A        ~; ;            p        D         gpu@38008000             2vivante,gc          X8                               \                 f        wcore bus reg                       W     5        g      A        ~;            q        D         video-codec@38300000             2nxp,imx8mm-vpu-g1           X80                               \             W      r        g      8        ~/            r          video-codec@38310000             2nxp,imx8mq-vpu-g2           X81                               \     
        W      s      +        g      +        ~)' )'            r         blk-ctrl@38330000            2fsl,imx8mp-vpu-blk-ctrl syscon          X83                           s   t   u   v        tbus g1 g2 vc8000e           \          
     	        wg1 g2 vc8000e           W      `        g      8        ~/       0     [   %   [   $   [   &   [   $   [   '   [   $        g1 g2 vc8000e           D   r      npu@38500000             2vivante,gc          X8P                                 \                i      j        wcore shader bus reg                       w        D         interrupt-controller@38800000            2arm,gic-v3          X8     8                                                    	                        D         memory-controller@3d400000           2snps,ddrc-3.80a         X=@   @                          ddr-pmu@3d800000          %   2fsl,imx8mp-ddr-pmu fsl,imx8m-ddr-pmu            X=   @                 b         usb-phy@381f0040             2fsl,imx8mp-usb-phy          X8 @   @        \              wphy         W              g                 ^                       okay            D   x      usb@32f10100             2fsl,imx8mp-dwc3         X2    8              \          @        whsio suspend                                 ^                                     @   @                       okay       usb@38100000          
   2snps,dwc3           X8             \                 @        wbus_early ref suspend                  (              x   x        usb2-phy usb3-phy                             	peripheral          okay             usb-phy@382f0040             2fsl,imx8mp-usb-phy          X8/ @   @        \              wphy         W              g                 ^                       okay            	   y        D   z      usb@32f10108             2fsl,imx8mp-dwc3         X2   8/              \          @        whsio suspend                                 ^                                     @   @                       okay             	)         	B   usb@38200000          
   2snps,dwc3           X8              \                 @        wbus_early ref suspend                  )              z   z        usb2-phy usb3-phy                             	host            okay             dsp@3b6e8000             2fsl,imx8mp-hifi4            X;n            \   =      =       =      =           wipg ocram core debug               M        	atx rx rxdb        $  	l   {           {          {                imx/dsp/hifi4.bin           L   =         	  runstall          	  disabled             memory@40000000         Lmemory          X    @                gpio-keys         
   2gpio-keys      key-user-pb         (user_pb            |              	s         key-user-pb1x         
  (user_pb1x           	s               7                  key-erased          (key_erased          	s               7                 key-eeprom-wp         
  (eeprom_wp           	s               7                 key-tamper          (tamper          	s               7                 switch-hold         (switch_hold         	s               7                    led-controller        
   2gpio-leds           default            }   led-0           status                        o               on        
  	~heartbeat         led-1           status                        o               off          pcie0-refclk             2fixed-clock                              D   _      pps       	   2pps-gpio            default            ~           o               okay          regulator-usb2-vbus         default                     2regulator-fixed       
  Ousb2_vbus              o                	        ^ LK@        v LK@        D   y      regulator-usdhc2            default                     2regulator-fixed       	  OSD2_3P3V            ^ 2Z        v 2Z           6                	        D   B      chosen        6  	/soc@0/bus@30800000/spba-bus@30800000/serial@30890000            	interrupt-parent #address-cells #size-cells model compatible ethernet0 ethernet1 gpio0 gpio1 gpio2 gpio3 gpio4 i2c0 i2c1 i2c2 i2c3 i2c4 i2c5 mmc0 mmc1 mmc2 serial0 serial1 serial2 serial3 spi0 rtc0 rtc1 entry-method arm,psci-suspend-param local-timer-stop entry-latency-us exit-latency-us min-residency-us wakeup-latency-us phandle device_type reg clocks enable-method i-cache-size i-cache-line-size i-cache-sets d-cache-size d-cache-line-size d-cache-sets next-level-cache nvmem-cells nvmem-cell-names operating-points-v2 #cooling-cells cpu-idle-states cpu-supply cache-unified cache-level opp-shared opp-hz opp-microvolt opp-supported-hw clock-latency-ns opp-suspend #clock-cells clock-frequency clock-output-names remote-endpoint ranges no-map status interrupts polling-delay-passive polling-delay thermal-sensors temperature hysteresis trip cooling-device arm,no-tick-in-suspend cpu clock-names gpio-controller #gpio-cells interrupt-controller #interrupt-cells gpio-ranges gpio-line-names #thermal-sensor-cells pinctrl-names pinctrl-0 fsl,ext-reset-output fsl,pins regmap offset linux,keycode wakeup-source assigned-clocks assigned-clock-parents assigned-clock-rates #reset-cells #power-domain-cells power-domains #pwm-cells dmas dma-names cs-gpios fsl,clk-source fsl,stop-mode pinctrl-1 scl-gpios sda-gpios gw,mode label gw,voltage-divider-ohms pagesize regulator-name regulator-min-microvolt regulator-max-microvolt regulator-always-on regulator-boot-on st,drdy-int-pin #mbox-cells fsl,tuning-start-tap fsl,tuning-step bus-width pinctrl-2 cd-gpios vmmc-supply non-removable reg-names #dma-cells fsl,sdma-ram-script-name fsl,num-tx-queues fsl,num-rx-queues interrupt-names intf_mode phy-mode phy-handle ti,rx-internal-delay ti,tx-internal-delay tx-fifo-depth rx-fifo-depth color function default-state #sound-dai-cells firmware-name fsl,asrc-rate fsl,asrc-format resets #interconnect-cells fsl,blk-ctrl power-domain-names samsung,pll-clock-frequency interconnects interconnect-names reset-names #phy-cells fsl,refclk-pad-mode fsl,clkreq-unsupported fsl,channel fsl,num-irqs reg-io-width bus-range num-lanes num-viewport interrupt-map-mask interrupt-map fsl,max-link-speed linux,pci-domain phys phy-names reset-gpio num-ib-windows num-ob-windows dma-ranges snps,gfladj-refclk-lpm-sel-quirk snps,parkmode-disable-ss-quirk dr_mode vbus-supply fsl,permanently-attached fsl,disable-port-power-control mbox-names mboxes linux,code linux,default-trigger enable-active-high stdout-path 