 Ͽ   8 D   (            ){                                                                    &   ,wolfvision,rk3568-pf5 rockchip,rk3568            7WolfVision PF5     aliases          =/pinctrl/gpio@fdd60000           C/pinctrl/gpio@fe740000           I/pinctrl/gpio@fe750000           O/pinctrl/gpio@fe760000           U/pinctrl/gpio@fe770000           [/i2c@fdd40000            `/i2c@fe5a0000            e/i2c@fe5b0000            j/i2c@fe5c0000            o/i2c@fe5d0000            t/i2c@fe5e0000            y/serial@fdd50000             /serial@fe650000             /serial@fe660000             /serial@fe670000             /serial@fe680000             /serial@fe690000             /serial@fe6a0000             /serial@fe6b0000             /serial@fe6c0000             /serial@fe6d0000             /spi@fe610000            /spi@fe620000            /spi@fe630000            /spi@fe640000            /ethernet@fe2a0000           /mmc@fe310000            /i2c@fdd40000/rtc@51             /i2c@fdd40000/pmic@20         cpus                                 cpu@0            cpu          ,arm,cortex-a55                                                    psci            *           7   @        I           V           c   @        u                                               
      cpu@100          cpu          ,arm,cortex-a55                                    psci            *           7   @        I           V           c   @        u                                                     cpu@200          cpu          ,arm,cortex-a55                                    psci            *           7   @        I           V           c   @        u                                                     cpu@300          cpu          ,arm,cortex-a55                                    psci            *           7   @        I           V           c   @        u                                                        l3-cache             ,cache                               ,           9   @        K                    display-subsystem            ,rockchip,display-subsystem                              firmware       scmi             ,arm,scmi-smc            ڂ                                                     protocol@14                                              hdmi-sound           ,simple-audio-card           HDMI            i2s         (           Bokay                  simple-audio-card,codec         I         simple-audio-card,cpu           I   	         pmu          ,arm,cortex-a55-pmu        0  S                                                ^   
               psci             ,arm,psci-1.0            #smc       reserved-memory                                   q   shmem@10f000             ,arm,scmi-shmem                                x                    timer            ,arm,armv8-timer       0  S                                 
                  xin24m           ,fixed-clock         n6         xin24m                               xin32k           ,fixed-clock                    xin32k                     default                              sata@fc400000         '   ,rockchip,rk3568-dwc-ahci snps,dwc-ahci              @                                           sata pmalive rxoob          S       _                       	  sata-phy                                   	  Bdisabled                     sata@fc800000         '   ,rockchip,rk3568-dwc-ahci snps,dwc-ahci                                                         sata pmalive rxoob          S       `                       	  sata-phy                                   	  Bdisabled                     usb@fcc00000             ,rockchip,rk3568-dwc3 snps,dwc3                     @          S                                            ref_clk suspend_clk bus_clk         peripheral        
  utmi_wide                                        $        Bokay                             usb2-phy usb3-phy            =         U         m                 usb@fd000000             ,rockchip,rk3568-dwc3 snps,dwc3                      @          S                                            ref_clk suspend_clk bus_clk         host                             usb2-phy usb3-phy         
  utmi_wide                                        $      	  Bdisabled                     interrupt-controller@fd400000            ,arm,gic-v3               @             F                 S      	            |                       A            (                     q                                                msi-controller@fd440000          ,arm,gic-v3-its              D                                                 Z         usb@fd800000             ,generic-ehci                                 S                                                       usb       	  Bdisabled                     usb@fd840000             ,generic-ohci                                 S                                                       usb       	  Bdisabled                     usb@fd880000             ,generic-ehci                                 S                                                       usb       	  Bdisabled                     usb@fd8c0000             ,generic-ohci                                 S                                                       usb       	  Bdisabled                     syscon@fdc20000       )   ,rockchip,rk3568-pmugrf syscon simple-mfd                                    X   io-domains        &   ,rockchip,rk3568-pmu-io-voltage-domain           Bokay                                                                   '           5           C           Q                       syscon@fdc50000                                ,rockchip,rk3568-pipe-grf syscon                  syscon@fdc60000       &   ,rockchip,rk3568-grf syscon simple-mfd                                         syscon@fdc80000       $   ,rockchip,rk3568-pipe-phy-grf syscon                                       syscon@fdc90000       $   ,rockchip,rk3568-pipe-phy-grf syscon                                       syscon@fdca0000       #   ,rockchip,rk3568-usb2phy-grf syscon                                        syscon@fdca8000       #   ,rockchip,rk3568-usb2phy-grf syscon              ʀ                         clock-controller@fdd00000            ,rockchip,rk3568-pmucru                                          _                    clock-controller@fdd20000            ,rockchip,rk3568-cru                                         xin24m                     _           l                          |   G                                            i2c@fdd40000          (   ,rockchip,rk3568-i2c rockchip,rk3399-i2c                              S       .                       -      	  i2c pclk                        default                                   Bokay                  pmic@20          ,rockchip,rk809                           !        S                          default            "                    #           #           #           #           $        	   #           $        !   $        -   $         9              regulators     DCDC_REG1         
  G0v9_logic            V         j        |                      p          q              regulator-state-mem                   DCDC_REG2           G0v9_gpu          V        |                      p          q           G   regulator-state-mem                   DCDC_REG3         	  G1v1_ddr4             V         j        |                 regulator-state-mem                   DCDC_REG4           G0v9_npu          V        |                     p          q              regulator-state-mem                   DCDC_REG5           G1v8          V         j         w@         w@              regulator-state-mem                   LDO_REG1            G0v9a_image                               T   regulator-state-mem                   LDO_REG2            G0v9a             V         j                                regulator-state-mem                   LDO_REG3          	  G0v9a_pmu             V         j                                regulator-state-mem                  	          LDO_REG4            G3v3_acodec           V         2Z         2Z              regulator-state-mem                   LDO_REG5            G3v3_sd           V         j         2Z         2Z              regulator-state-mem                   LDO_REG6            G3v3_pmu          V         j         2Z         2Z              regulator-state-mem                  	 2Z         LDO_REG7            G1v8a             V         j         w@         w@              regulator-state-mem                   LDO_REG8          	  G1v8a_pmu             V         j         w@         w@              regulator-state-mem                  	 w@         LDO_REG9            G1v8a_image           w@         w@           U   regulator-state-mem                   SWITCH_REG1         G3v3_sw           V         j         2Z         2Z              regulator-state-mem                         regulator@42             ,ti,tps62869            B   regulators     SW          G0v9_cpu          V         j        |                     0        %   #              regulator-state-mem                         rtc@51           ,nxp,pcf85263               Q        default            %        0  0                    serial@fdd50000       &   ,rockchip,rk3568-uart snps,dw-apb-uart                                S       t                       ,        baudclk apb_pclk            H   &       &              '        default         M           Z         	  Bdisabled                     pwm@fdd70000          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm                                          0      	  pwm pclk               (        default         d         	  Bdisabled                     pwm@fdd70010          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm                                         0      	  pwm pclk               )        default         d         	  Bdisabled                     pwm@fdd70020          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm                                          0      	  pwm pclk               *        default         d         	  Bdisabled                     pwm@fdd70030          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm              0                           0      	  pwm pclk               +        default         d         	  Bdisabled                     power-management@fdd90000         &   ,rockchip,rk3568-pmu syscon simple-mfd                                      power-controller          !   ,rockchip,rk3568-power-controller            o                                           power-domain@7                                            ,        o          power-domain@8                                            -   .   /        o          power-domain@9             	                                     0   1   2        o          power-domain@10            
                               3   4   5   6   7   8        o          power-domain@11                                     9        o          power-domain@13                                    :        o          power-domain@14                                    ;   <   =        o          power-domain@15                                      >   ?   @   A   B   C   D   E        o                gpu@fde60000          &   ,rockchip,rk3568-mali arm,mali-bifrost                       @       $  S       (          )          '           job mmu gpu                             gpu bus                                  Bokay               F           G                 video-codec@fdea0400             ,rockchip,rk3568-vpu                              S                  vdpu                              
  aclk hclk              H                               iommu@fdea0800           ,rockchip,rk3568-iommu                       @        S                  aclk iface                                                           H      rga@fdeb0000          (   ,rockchip,rk3568-rga rockchip,rk3288-rga                             S       Z                                     aclk hclk sclk               &     $     %        core axi ahb                  
                 video-codec@fdee0000             ,rockchip,rk3568-vepu                                 S       @                             
  aclk hclk              I              
                 iommu@fdee0800           ,rockchip,rk3568-iommu                       @        S       ?                               aclk iface                
                       I      mmc@fe000000          0   ,rockchip,rk3568-dw-mshc rockchip,rk3288-dw-mshc                      @         S       d                                          biu ciu ciu-drive ciu-sample                       р                      reset         	  Bdisabled                     ethernet@fe010000         &   ,rockchip,rk3568-gmac snps,dwmac-4.20a                                S                             macirq eth_wake_irq       @                                                    W  stmmaceth mac_clk_rx mac_clk_tx clk_mac_refout aclk_mac pclk_mac clk_mac_speed ptp_ref                      
  stmmaceth                         J                     K           L         &      	  Bdisabled                  mdio             ,snps,dwmac-mdio                                            stmmac-axi-config           /                                 9           I              J      rx-queues-config            Y              K   queue0           tx-queues-config            o              L   queue0              vop@fe040000                         0     @                vop gamma-lut           S                (                                      %  aclk hclk dclk_vp0 dclk_vp1 dclk_vp2               M              	                   Bokay             ,rockchip,rk3568-vop         l                                              ports                                           port@0                                                      endpoint@2                        N           V         port@1                                                        port@2                                                              iommu@fe043e00           ,rockchip,rk3568-iommu                >            ?                S                                      aclk iface                            	        Bokay               M      dsi@fe060000          *   ,rockchip,rk3568-mipi-dsi snps,dw-mipi-dsi                                S       D           pclk                          dphy               O              	        apb                               	  Bdisabled                  ports                                port@0                               port@1                                    dsi@fe070000          *   ,rockchip,rk3568-mipi-dsi snps,dw-mipi-dsi                                S       E           pclk                          dphy               P              	        apb                               	  Bdisabled                  ports                                port@0                               port@1                                    hdmi@fe0a0000            ,rockchip,rk3568-dw-hdmi             
                 S       -         (                         (              iahb isfr cec ref           default            Q   R   S              	        M                                  Bokay               T           U              ports                                port@0                            endpoint               V           N         port@1                           endpoint               W                          qos@fe128000             ,rockchip,rk3568-qos syscon                                  ,      qos@fe138080             ,rockchip,rk3568-qos syscon                                 ;      qos@fe138100             ,rockchip,rk3568-qos syscon                                  <      qos@fe138180             ,rockchip,rk3568-qos syscon                                 =      qos@fe148000             ,rockchip,rk3568-qos syscon                                  -      qos@fe148080             ,rockchip,rk3568-qos syscon                                 .      qos@fe148100             ,rockchip,rk3568-qos syscon                                  /      qos@fe150000             ,rockchip,rk3568-qos syscon                                   9      qos@fe158000             ,rockchip,rk3568-qos syscon                                  3      qos@fe158100             ,rockchip,rk3568-qos syscon                                  4      qos@fe158180             ,rockchip,rk3568-qos syscon                                 5      qos@fe158200             ,rockchip,rk3568-qos syscon                                  6      qos@fe158280             ,rockchip,rk3568-qos syscon                                 7      qos@fe158300             ,rockchip,rk3568-qos syscon                                  8      qos@fe180000             ,rockchip,rk3568-qos syscon                                         qos@fe190000             ,rockchip,rk3568-qos syscon                                   >      qos@fe190280             ,rockchip,rk3568-qos syscon                                 B      qos@fe190300             ,rockchip,rk3568-qos syscon                                  C      qos@fe190380             ,rockchip,rk3568-qos syscon                                 D      qos@fe190400             ,rockchip,rk3568-qos syscon                                  E      qos@fe198000             ,rockchip,rk3568-qos syscon                                  :      qos@fe1a8000             ,rockchip,rk3568-qos syscon                                  0      qos@fe1a8080             ,rockchip,rk3568-qos syscon                                 1      qos@fe1a8100             ,rockchip,rk3568-qos syscon                                  2      dfi@fe230000             ,rockchip,rk3568-dfi             #                 S                     X                 pcie@fe260000            ,rockchip,rk3568-pcie          0             @      &                               dbi apb config        <  S       K          J          I          H          G           sys pmc msg legacy err                       (                                      $  aclk_mst aclk_slv aclk_dbi pclk aux          pci                                         `                    Y                      Y                     Y                     Y                                  (           7           F       Z               N                       	  pcie-phy                        T  q                                                    @              @                         pipe                                   	  Bdisabled                  legacy-interrupt-controller                                  |                     S       H              Y         mmc@fe2b0000          0   ,rockchip,rk3568-dw-mshc rockchip,rk3288-dw-mshc             +        @         S       b                                          biu ciu ciu-drive ciu-sample                       р                      reset         	  Bdisabled                     mmc@fe2c0000          0   ,rockchip,rk3568-dw-mshc rockchip,rk3288-dw-mshc             ,        @         S       c                                          biu ciu ciu-drive ciu-sample                       р                      reset         	  Bdisabled                     spi@fe300000             ,rockchip,sfc                0        @         S       e                 x      v        clk_sfc hclk_sfc               [        default       	  Bdisabled                     mmc@fe310000             ,rockchip,rk3568-dwcmshc             1                 S                  l      {      }        | n6       (        |      z      y      {      }        core bus axi block timer            Bokay            X                     b        default            \   ]   ^   _        p           |                    rng@fe388000             ,rockchip,rk3568-rng             8       @               p      o      	  core ahb                  m        Bokay                     i2s@fe400000             ,rockchip,rk3568-i2s-tdm             @                 S       4           l      =      A        |Fq Fq               ?      C      9        mclk_tx mclk_rx hclk            H   `            tx                P      Q      
  tx-m rx-m                                  Bokay               	      i2s@fe410000             ,rockchip,rk3568-i2s-tdm             A                 S       5           l      E      I        |Fq Fq               G      K      :        mclk_tx mclk_rx hclk            H   `      `           rx tx                 R      S      
  tx-m rx-m                      default       0     a   b   c   d   e   f   g   h   i   j   k   l                  	  Bdisabled                     i2s@fe420000             ,rockchip,rk3568-i2s-tdm             B                 S       6           l      M        |Fq               O      O      ;        mclk_tx mclk_rx hclk            H   `      `           tx rx                 T        tx-m                       default            m   n   o   p                  	  Bdisabled                     i2s@fe430000             ,rockchip,rk3568-i2s-tdm             C                 S       7                 S      W      <        mclk_tx mclk_rx hclk            H   `      `           tx rx                 U      V      
  tx-m rx-m                                	  Bdisabled                     pdm@fe440000             ,rockchip,rk3568-pdm             D                 S       L                 Z      Y        pdm_clk pdm_hclk            H   `   	        rx             q   r        default               X        pdm-m                       Bokay                     spdif@fe460000           ,rockchip,rk3568-spdif               F                 S       f         
  mclk hclk                 _      \        H   `           tx          default            s                  	  Bdisabled                     dma-controller@fe530000          ,arm,pl330 arm,primecell             S        @         S                                                	  apb_pclk                          &      dma-controller@fe550000          ,arm,pl330 arm,primecell             U        @         S                                                	  apb_pclk                          `      i2c@fe5a0000          (   ,rockchip,rk3568-i2c rockchip,rk3399-i2c             Z                 S       /                H     G      	  i2c pclk               t        default                                 	  Bdisabled                     i2c@fe5b0000          (   ,rockchip,rk3568-i2c rockchip,rk3399-i2c             [                 S       0                J     I      	  i2c pclk               u        default                                 	  Bdisabled                     i2c@fe5c0000          (   ,rockchip,rk3568-i2c rockchip,rk3399-i2c             \                 S       1                L     K      	  i2c pclk               v        default                                 	  Bdisabled                     i2c@fe5d0000          (   ,rockchip,rk3568-i2c rockchip,rk3399-i2c             ]                 S       2                N     M      	  i2c pclk               w        default                                 	  Bdisabled                    i2c@fe5e0000          (   ,rockchip,rk3568-i2c rockchip,rk3399-i2c             ^                 S       3                P     O      	  i2c pclk               x        default                                 	  Bdisabled                    watchdog@fe600000             ,rockchip,rk3568-wdt snps,dw-wdt             `                 S                                  
  tclk pclk                   spi@fe610000          (   ,rockchip,rk3568-spi rockchip,rk3066-spi             a                 S       g                R     Q        spiclk apb_pclk         H   &      &           tx rx           default            y   z   {                                	  Bdisabled                    spi@fe620000          (   ,rockchip,rk3568-spi rockchip,rk3066-spi             b                 S       h                T     S        spiclk apb_pclk         H   &      &           tx rx           default            |   }   ~                                	  Bdisabled                    spi@fe630000          (   ,rockchip,rk3568-spi rockchip,rk3066-spi             c                 S       i                V     U        spiclk apb_pclk         H   &      &           tx rx           default                                                  	  Bdisabled                    spi@fe640000          (   ,rockchip,rk3568-spi rockchip,rk3066-spi             d                 S       j                X     W        spiclk apb_pclk         H   &      &           tx rx           default                                                  	  Bdisabled                    serial@fe650000       &   ,rockchip,rk3568-uart snps,dw-apb-uart               e                 S       u                             baudclk apb_pclk            H   &      &                      default         M           Z         	  Bdisabled                    serial@fe660000       &   ,rockchip,rk3568-uart snps,dw-apb-uart               f                 S       v                #              baudclk apb_pclk            H   &      &                      default         M           Z           Bokay              	      serial@fe670000       &   ,rockchip,rk3568-uart snps,dw-apb-uart               g                 S       w                '     $        baudclk apb_pclk            H   &      &                      default         M           Z         	  Bdisabled              
      serial@fe680000       &   ,rockchip,rk3568-uart snps,dw-apb-uart               h                 S       x                +     (        baudclk apb_pclk            H   &      &   	                   default         M           Z         	  Bdisabled                    serial@fe690000       &   ,rockchip,rk3568-uart snps,dw-apb-uart               i                 S       y                /     ,        baudclk apb_pclk            H   &   
   &                      default         M           Z         	  Bdisabled                    serial@fe6a0000       &   ,rockchip,rk3568-uart snps,dw-apb-uart               j                 S       z                3     0        baudclk apb_pclk            H   &      &                      default         M           Z         	  Bdisabled                    serial@fe6b0000       &   ,rockchip,rk3568-uart snps,dw-apb-uart               k                 S       {                7     4        baudclk apb_pclk            H   &      &                      default         M           Z         	  Bdisabled                    serial@fe6c0000       &   ,rockchip,rk3568-uart snps,dw-apb-uart               l                 S       |                ;     8        baudclk apb_pclk            H   &      &                      default         M           Z         	  Bdisabled                    serial@fe6d0000       &   ,rockchip,rk3568-uart snps,dw-apb-uart               m                 S       }                ?     <        baudclk apb_pclk            H   &      &                      default         M           Z         	  Bdisabled                    thermal-zones                cpu-thermal            d                                      trips      cpu_alert0           p                   passive                  cpu_alert1           $                   passive                 cpu_crit             s                	   critical                       cooling-maps       map0            	          0  	   
                     gpu-thermal                                                 trips      gpu-threshold            p                   passive                 gpu-target           $                   passive                  gpu-crit             s                	   critical                       cooling-maps       map0            	            	                  tsadc@fe710000           ,rockchip,rk3568-tsadc               q                 S       s           l                  |f@ 
`                          tsadc apb_pclk                                            	 s        default sleep                      	+           	5           Bokay            	K           	b                     saradc@fe720000       .   ,rockchip,rk3568-saradc rockchip,rk3399-saradc               r                 S       ]                             saradc apb_pclk                      saradc-apb          	}           Bokay            	                   pwm@fe6e0000          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             n                      Z     Y      	  pwm pclk                       default         d         	  Bdisabled                    pwm@fe6e0010          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             n                     Z     Y      	  pwm pclk                       default         d         	  Bdisabled                    pwm@fe6e0020          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             n                      Z     Y      	  pwm pclk                       default         d         	  Bdisabled                    pwm@fe6e0030          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             n 0                    Z     Y      	  pwm pclk                       default         d         	  Bdisabled                    pwm@fe6f0000          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             o                      ]     \      	  pwm pclk                       default         d         	  Bdisabled                    pwm@fe6f0010          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             o                     ]     \      	  pwm pclk                       default         d         	  Bdisabled                    pwm@fe6f0020          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             o                      ]     \      	  pwm pclk                       default         d         	  Bdisabled                    pwm@fe6f0030          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             o 0                    ]     \      	  pwm pclk                       default         d         	  Bdisabled                     pwm@fe700000          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             p                      `     _      	  pwm pclk                       default         d         	  Bdisabled              !      pwm@fe700010          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             p                     `     _      	  pwm pclk                       default         d         	  Bdisabled              "      pwm@fe700020          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             p                      `     _      	  pwm pclk                       default         d         	  Bdisabled              #      pwm@fe700030          (   ,rockchip,rk3568-pwm rockchip,rk3328-pwm             p 0                    `     _      	  pwm pclk                       default         d         	  Bdisabled              $      phy@fe830000             ,rockchip,rk3568-naneng-combphy                                     "     }              ref apb pipe            l      "        |                      phy         	           	           	         	  Bdisabled                     phy@fe840000             ,rockchip,rk3568-naneng-combphy                                     %     ~              ref apb pipe            l      %        |                      phy         	           	           	         	  Bdisabled                     phy@fe870000             ,rockchip,rk3568-csi-dphy                                      y        pclk            	                         apb                  	  Bdisabled              %      mipi-dphy@fe850000           ,rockchip,rk3568-dsi-dphy                               	  ref pclk                       z        	                  	        apb                    	  Bdisabled               O      mipi-dphy@fe860000           ,rockchip,rk3568-dsi-dphy                               	  ref pclk                       {        	                  	        apb                    	  Bdisabled               P      usb2phy@fe8a0000             ,rockchip,rk3568-usb2phy                                            phyclk          clk_usbphy0_480m            S                  	                       Bokay              &   host-port           	          	  Bdisabled                     otg-port            	            Bokay                        usb2phy@fe8b0000             ,rockchip,rk3568-usb2phy                                            phyclk          clk_usbphy1_480m            S                  	                     	  Bdisabled              '   host-port           	          	  Bdisabled                     otg-port            	          	  Bdisabled                        pinctrl          ,rockchip,rk3568-pinctrl                       X                                  q              gpio@fdd60000            ,rockchip,gpio-bank                               S       !                 .               	        	                       	            |                      !      gpio@fe740000            ,rockchip,gpio-bank              t                 S       "                c     d         	        	                       	            |                     (      gpio@fe750000            ,rockchip,gpio-bank              u                 S       #                e     f         	        	          @            	            |                            gpio@fe760000            ,rockchip,gpio-bank              v                 S       $                g     h         	        	          `            	            |                     )      gpio@fe770000            ,rockchip,gpio-bank              w                 S       %                i     j         	        	                      	            |                            pcfg-pull-up             
                 pcfg-pull-down           
          *      pcfg-pull-none           
"                 pcfg-pull-none-drv-level-0           
"        
/              +      pcfg-pull-none-drv-level-1           
"        
/                    pcfg-pull-none-drv-level-2           
"        
/                    pcfg-pull-none-drv-level-3           
"        
/                    pcfg-pull-none-drv-level-4           
"        
/             ,      pcfg-pull-none-drv-level-5           
"        
/             -      pcfg-pull-none-drv-level-6           
"        
/             .      pcfg-pull-none-drv-level-7           
"        
/             /      pcfg-pull-none-drv-level-8           
"        
/             0      pcfg-pull-none-drv-level-9           
"        
/   	          1      pcfg-pull-none-drv-level-10          
"        
/   
          2      pcfg-pull-none-drv-level-11          
"        
/             3      pcfg-pull-none-drv-level-12          
"        
/             4      pcfg-pull-none-drv-level-13          
"        
/             5      pcfg-pull-none-drv-level-14          
"        
/             6      pcfg-pull-none-drv-level-15          
"        
/             7      pcfg-pull-up-drv-level-0             
        
/              8      pcfg-pull-up-drv-level-1             
        
/                    pcfg-pull-up-drv-level-2             
        
/                    pcfg-pull-up-drv-level-3             
        
/             9      pcfg-pull-up-drv-level-4             
        
/             :      pcfg-pull-up-drv-level-5             
        
/             ;      pcfg-pull-up-drv-level-6             
        
/             <      pcfg-pull-up-drv-level-7             
        
/             =      pcfg-pull-up-drv-level-8             
        
/             >      pcfg-pull-up-drv-level-9             
        
/   	          ?      pcfg-pull-up-drv-level-10            
        
/   
          @      pcfg-pull-up-drv-level-11            
        
/             A      pcfg-pull-up-drv-level-12            
        
/             B      pcfg-pull-up-drv-level-13            
        
/             C      pcfg-pull-up-drv-level-14            
        
/             D      pcfg-pull-up-drv-level-15            
        
/             E      pcfg-pull-down-drv-level-0           
        
/              F      pcfg-pull-down-drv-level-1           
        
/             G      pcfg-pull-down-drv-level-2           
        
/             H      pcfg-pull-down-drv-level-3           
        
/             I      pcfg-pull-down-drv-level-4           
        
/             J      pcfg-pull-down-drv-level-5           
        
/             K      pcfg-pull-down-drv-level-6           
        
/             L      pcfg-pull-down-drv-level-7           
        
/             M      pcfg-pull-down-drv-level-8           
        
/             N      pcfg-pull-down-drv-level-9           
        
/   	          O      pcfg-pull-down-drv-level-10          
        
/   
          P      pcfg-pull-down-drv-level-11          
        
/             Q      pcfg-pull-down-drv-level-12          
        
/             R      pcfg-pull-down-drv-level-13          
        
/             S      pcfg-pull-down-drv-level-14          
        
/             T      pcfg-pull-down-drv-level-15          
        
/             U      pcfg-pull-up-smt             
         
>          V      pcfg-pull-down-smt           
         
>          W      pcfg-pull-none-smt           
"         
>                 pcfg-pull-none-drv-level-0-smt           
"        
/             
>          X      pcfg-pull-none-drv-level-1-smt           
"        
/            
>          Y      pcfg-pull-none-drv-level-2-smt           
"        
/            
>          Z      pcfg-pull-none-drv-level-3-smt           
"        
/            
>          [      pcfg-pull-none-drv-level-4-smt           
"        
/            
>          \      pcfg-pull-none-drv-level-5-smt           
"        
/            
>          ]      pcfg-output-high             
S          ^      pcfg-output-low          
_          _      acodec     acodec-pins       p  
j      	                                                                                         `         audiopwm       audiopwm-lout           
j                       a      audiopwm-loutn          
j                      b      audiopwm-loutp          
j                       c      audiopwm-rout           
j                      d      audiopwm-routn          
j                      e      audiopwm-routp          
j                      f         bt656      bt656m0-pins            
j                                                                                                                       g      bt656m1-pins            
j                                                                                                                      h         bt1120     bt1120-pins        
j                                                                                                      	            
                                                                                                    i         cam    cam-clkout0         
j                      j      cam-clkout1         
j                      k      vcc12v-cam-en-pinctrl           
j                              vcc3v8-cam-en-pinctrl           
j                                  can0       can0m0-pins          
j                                           can0m1-pins          
j                                  l         can1       can1m0-pins          
j                                          can1m1-pins          
j                                  m         can2       can2m0-pins          
j                                         can2m1-pins          
j      	            
                n         cif    cif-clk         
j                      o      cif-dvp-clk       0  
j                                              p      cif-dvp-bus16           
j                                                                                                           q      cif-dvp-bus8            
j                                                                                                          r         clk32k     clk32k-in           
j                        %      clk32k-out0         
j                              clk32k-out1         
j                      s         cpu    cpu-pins            
j                       t         ebc    ebc-extern        P  
j                              	                        
                u      ebc-pins         p  
j                                                                                                                                                                                                                                                                                               v         edpdp      edpdpm0-pins            
j                      w      edpdpm1-pins            
j                       x         emmc       emmc-rstnout            
j                      y      emmc-bus8           
j                                                                                                           \      emmc-clk            
j                       ]      emmc-cmd            
j                       ^      emmc-datastrobe         
j                       _         eth0       eth0-pins           
j                      z         eth1       eth1m0-pins         
j                      {      eth1m1-pins         
j                      |         flash      flash-pins          
j                                                                                                                                                                                                                                   }         fspi       fspi-pins         `  
j                                                                                   [      fspi-cs1            
j                      ~         gmac0      gmac0-miim           
j                                        gmac0-clkinout          
j                            gmac0-rx-er         
j                            gmac0-rx-bus2         0  
j                                                    gmac0-tx-bus2         0  
j                                                    gmac0-rgmii-clk          
j                                        gmac0-rgmii-bus       @  
j                                                                   gmac1      gmac1m0-miim             
j                                        gmac1m0-clkinout            
j                            gmac1m0-rx-er           
j                            gmac1m0-rx-bus2       0  
j      	            
                                  gmac1m0-tx-bus2       0  
j                                                    gmac1m0-rgmii-clk            
j                                        gmac1m0-rgmii-bus         @  
j                                                                gmac1m1-miim             
j                                        gmac1m1-clkinout            
j                            gmac1m1-rx-er           
j      
                      gmac1m1-rx-bus2       0  
j                              	                      gmac1m1-tx-bus2       0  
j                                                    gmac1m1-rgmii-clk            
j                                         gmac1m1-rgmii-bus         @  
j                                                                   gpu    gpu-pins             
j                                             hdmitx     hdmitxm0-cec            
j                       S      hdmitxm1-cec            
j                             hdmitx-scl          
j                       Q      hdmitx-sda          
j                       R      hdmi-tx-5v-en-pinctrl           
j                                 i2c0       i2c0-xfer            
j       	             
                           i2c1       i2c1-xfer            
j                                     t         i2c2       i2c2m0-xfer          
j                                     u      i2c2m1-xfer          
j                                           i2c3       i2c3m0-xfer          
j                                    v      i2c3m1-xfer          
j                                           i2c4       i2c4m0-xfer          
j                  
                      i2c4m1-xfer          
j      
            	                 w         i2c5       i2c5m0-xfer          
j                                   x      i2c5m1-xfer          
j                                           i2s1       i2s1m0-lrckrx           
j                       d      i2s1m0-lrcktx           
j                       c      i2s1m0-mclk         
j                            i2s1m0-sclkrx           
j                       b      i2s1m0-sclktx           
j                       a      i2s1m0-sdi0         
j                       e      i2s1m0-sdi1         
j      
                 f      i2s1m0-sdi2         
j      	                 g      i2s1m0-sdi3         
j                       h      i2s1m0-sdo0         
j                       i      i2s1m0-sdo1         
j                       j      i2s1m0-sdo2         
j      	                 k      i2s1m0-sdo3         
j      
                 l      i2s1m1-lrckrx           
j                            i2s1m1-lrcktx           
j                            i2s1m1-mclk         
j                            i2s1m1-sclkrx           
j                            i2s1m1-sclktx           
j                            i2s1m1-sdi0         
j                            i2s1m1-sdi1         
j                            i2s1m1-sdi2         
j                            i2s1m1-sdi3         
j                            i2s1m1-sdo0         
j                            i2s1m1-sdo1         
j                            i2s1m1-sdo2         
j      	                      i2s1m1-sdo3         
j                            i2s1m2-lrckrx           
j                            i2s1m2-lrcktx           
j                            i2s1m2-mclk         
j                            i2s1m2-sclkrx           
j                            i2s1m2-sclktx           
j                            i2s1m2-sdi0         
j                            i2s1m2-sdi1         
j                            i2s1m2-sdi2         
j                            i2s1m2-sdi3         
j                            i2s1m2-sdo0         
j                            i2s1m2-sdo1         
j                             i2s1m2-sdo2         
j                            i2s1m2-sdo3         
j                               i2s2       i2s2m0-lrckrx           
j                            i2s2m0-lrcktx           
j                       n      i2s2m0-mclk         
j                            i2s2m0-sclkrx           
j                            i2s2m0-sclktx           
j                       m      i2s2m0-sdi          
j                       o      i2s2m0-sdo          
j                       p      i2s2m1-lrckrx           
j                            i2s2m1-lrcktx           
j                            i2s2m1-mclk         
j                            i2s2m1-sclkrx           
j                            i2s2m1-sclktx           
j                            i2s2m1-sdi          
j      
                      i2s2m1-sdo          
j                               i2s3       i2s3m0-lrck         
j                            i2s3m0-mclk         
j                            i2s3m0-sclk         
j                            i2s3m0-sdi          
j                            i2s3m0-sdo          
j                            i2s3m1-lrck         
j                            i2s3m1-mclk         
j                            i2s3m1-sclk         
j                            i2s3m1-sdi          
j                            i2s3m1-sdo          
j                               isp    isp-pins          0  
j                              	                         jtag       jtag-pins            
j                                            lcdc       lcdc-ctl           
j                                                                                                                                                                                                                   	            
                                                                                                                                  lcdc-clock        @  
j                                                                 lcdc-data16         
j                                                                                                                                                                                                                lcdc-data18         
j                                                                                                                                                                                                                                           mcu    mcu-pins          P  
j                                                                                    npu    npu-pins            
j                                pcie20     pcie20m0-pins         0  
j                                                       pcie20m1-pins         0  
j                                                    pcie20m2-pins         0  
j                  
            	                      pcie20-buttonrstn           
j                                pcie30x1       pcie30x1m0-pins       0  
j                                                       pcie30x1m1-pins       0  
j                                                    pcie30x1m2-pins       0  
j                                                    pcie30x1-buttonrstn         
j                                pcie30x2       pcie30x2m0-pins       0  
j                                                       pcie30x2m1-pins       0  
j                                                    pcie30x2m2-pins       0  
j                                                    pcie30x2-buttonrstn         
j                                pdm    pdmm0-clk           
j                       q      pdmm0-clk1          
j                            pdmm0-sdi0          
j                       r      pdmm0-sdi1          
j      
                      pdmm0-sdi2          
j      	                      pdmm0-sdi3          
j                            pdmm1-clk           
j                            pdmm1-clk1          
j                             pdmm1-sdi0          
j                            pdmm1-sdi1          
j                            pdmm1-sdi2          
j                            pdmm1-sdi3          
j                            pdmm2-clk1          
j                            pdmm2-sdi0          
j                            pdmm2-sdi1          
j                            pdmm2-sdi2          
j                            pdmm2-sdi3          
j                               pmic       pmic-pins           
j                             pmic-int-l-pinctrl          
j                         "         pmu    pmu-pins          `  
j                                                                                                 pwm0       pwm0m0-pins         
j                        (      pwm0m1-pins         
j                                pwm1       pwm1m0-pins         
j                        )      pwm1m1-pins         
j                                pwm2       pwm2m0-pins         
j                        *      pwm2m1-pins         
j                                pwm3       pwm3-pins           
j                        +         pwm4       pwm4-pins           
j                                 pwm5       pwm5-pins           
j                                 pwm6       pwm6-pins           
j                                 pwm7       pwm7-pins           
j                                 pwm8       pwm8m0-pins         
j      	                       pwm8m1-pins         
j                               pwm9       pwm9m0-pins         
j      
                       pwm9m1-pins         
j                               pwm10      pwm10m0-pins            
j                             pwm10m1-pins            
j                               pwm11      pwm11m0-pins            
j                             pwm11m1-pins            
j                               pwm12      pwm12m0-pins            
j                             pwm12m1-pins            
j                               pwm13      pwm13m0-pins            
j                             pwm13m1-pins            
j                               pwm14      pwm14m0-pins            
j                             pwm14m1-pins            
j                               pwm15      pwm15m0-pins            
j                             pwm15m1-pins            
j                               refclk     refclk-pins         
j                                 sata       sata-pins         0  
j                                                          sata0      sata0-pins          
j                               sata1      sata1-pins          
j                               sata2      sata2-pins          
j                               scr    scr-pins          @  
j                                                                   sdmmc0     sdmmc0-bus4       @  
j                                                                 sdmmc0-clk          
j                             sdmmc0-cmd          
j                            sdmmc0-det          
j                             sdmmc0-pwren            
j                                sdmmc1     sdmmc1-bus4       @  
j                                                                sdmmc1-clk          
j                            sdmmc1-cmd          
j                            sdmmc1-det          
j      
                      sdmmc1-pwren            
j      	                         sdmmc2     sdmmc2m0-bus4         @  
j                                                          	      sdmmc2m0-clk            
j                      
      sdmmc2m0-cmd            
j                            sdmmc2m0-det            
j                            sdmmc2m0-pwren          
j                            sdmmc2m1-bus4         @  
j                                                                sdmmc2m1-clk            
j                            sdmmc2m1-cmd            
j                            sdmmc2m1-det            
j                            sdmmc2m1-pwren          
j                               spdif      spdifm0-tx          
j                       s      spdifm1-tx          
j                            spdifm2-tx          
j                               spi0       spi0m0-pins       0  
j                                                  {      spi0m0-cs0          
j                        y      spi0m0-cs1          
j                        z      spi0m1-pins       0  
j                                                    spi0m1-cs0          
j                               spi1       spi1m0-pins       0  
j                                               ~      spi1m0-cs0          
j                       |      spi1m0-cs1          
j                       }      spi1m1-pins       0  
j                                                    spi1m1-cs0          
j                               spi2       spi2m0-pins       0  
j                                                     spi2m0-cs0          
j                             spi2m0-cs1          
j                             spi2m1-pins       0  
j                                                     spi2m1-cs0          
j                            spi2m1-cs1          
j                               spi3       spi3m0-pins       0  
j                              
                       spi3m0-cs0          
j                             spi3m0-cs1          
j                             spi3m1-pins       0  
j                                                    spi3m1-cs0          
j                            spi3m1-cs1          
j                               tsadc      tsadcm0-shut            
j                             tsadcm1-shut            
j                              tsadc-shutorg           
j                              tsadc-pin           
j                                  uart0      uart0-xfer           
j                                     '      uart0-ctsn          
j                       !      uart0-rtsn          
j                       "         uart1      uart1m0-xfer             
j                                         uart1m0-ctsn            
j                      #      uart1m0-rtsn            
j                      $      uart1m1-xfer             
j                                  %      uart1m1-ctsn            
j                      &      uart1m1-rtsn            
j                      '         uart2      uart2m0-xfer             
j                                           uart2m1-xfer             
j                                  (         uart3      uart3m0-xfer             
j                                          uart3m0-ctsn            
j                      )      uart3m0-rtsn            
j                      *      uart3m1-xfer             
j                                  +         uart4      uart4m0-xfer             
j                                         uart4m0-ctsn            
j                      ,      uart4m0-rtsn            
j                      -      uart4m1-xfer             
j      	            
                .         uart5      uart5m0-xfer             
j                                         uart5m0-ctsn            
j                      /      uart5m0-rtsn            
j                       0      uart5m1-xfer             
j                                  1         uart6      uart6m0-xfer             
j                                         uart6m0-ctsn            
j                      2      uart6m0-rtsn            
j                      3      uart6m1-xfer             
j                                  4         uart7      uart7m0-xfer             
j                                         uart7m0-ctsn            
j                      5      uart7m0-rtsn            
j                      6      uart7m1-xfer             
j                                  7      uart7m2-xfer             
j                                  8         uart8      uart8m0-xfer             
j                                         uart8m0-ctsn            
j      
                9      uart8m0-rtsn            
j      	                :      uart8m1-xfer             
j                                   ;         uart9      uart9m0-xfer             
j                                         uart9m0-ctsn            
j                      <      uart9m0-rtsn            
j                      =      uart9m1-xfer             
j                                  >      uart9m2-xfer             
j                                  ?         vop    vopm0-pins          
j                       @      vopm1-pins          
j                      A         spi0-hs    spi0m0-pins       0  
j                                                 B      spi0m0-cs0          
j                       C      spi0m0-cs1          
j                       D      spi0m1-pins       0  
j                                              E      spi0m1-cs0          
j                      F         spi1-hs    spi1m0-pins       0  
j                                              G      spi1m0-cs0          
j                      H      spi1m0-cs1          
j                      I      spi1m1-pins       0  
j                                              J      spi1m1-cs0          
j                      K         spi2-hs    spi2m0-pins       0  
j                                              L      spi2m0-cs0          
j                      M      spi2m0-cs1          
j                      N      spi2m1-pins       0  
j                                               O      spi2m1-cs0          
j                      P      spi2m1-cs1          
j                      Q         spi3-hs    spi3m0-pins       0  
j                              
                R      spi3m0-cs0          
j                      S      spi3m0-cs1          
j                      T      spi3m1-pins       0  
j                                              U      spi3m1-cs0          
j                      V      spi3m1-cs1          
j                      W         gmac-txd-level3    gmac0-tx-bus2-level3          0  
j                                              X      gmac0-rgmii-bus-level3        @  
j                                                          Y      gmac1m0-tx-bus2-level3        0  
j                                              Z      gmac1m0-rgmii-bus-level3          @  
j                                                          [      gmac1m1-tx-bus2-level3        0  
j                                              \      gmac1m1-rgmii-bus-level3          @  
j                                                          ]         gmac-txc-level2    gmac0-rgmii-clk-level2           
j                                  ^      gmac1m0-rgmii-clk-level2             
j                                  _      gmac1m1-rgmii-clk-level2             
j                                   `            opp-table-0          ,operating-points-v2          
x              opp-408000000           
    Q         
 P P 0        
  @      opp-600000000           
    #F         
 P P 0        
  @      opp-816000000           
    0,         
 P P 0        
  @         
      opp-1104000000          
    Aʹ         
   0        
  @      opp-1416000000          
    Tfr         
   0        
  @      opp-1608000000          
    _"         
   0        
  @      opp-1800000000          
    kI         
 0 0 0        
  @      opp-1992000000          
    v         
 0 0 0        
  @         opp-table-1          ,operating-points-v2            F   opp-200000000           
             
 P P B@      opp-300000000           
             
 P P B@      opp-400000000           
    ׄ         
 P P B@      opp-600000000           
    #F         
   B@      opp-700000000           
    )'         
 ~ ~ B@      opp-800000000           
    /         
 B@ B@ B@         sata@fc000000         '   ,rockchip,rk3568-dwc-ahci snps,dwc-ahci                                                          sata pmalive rxoob          S       ^                       	  sata-phy                                   	  Bdisabled              a      syscon@fdc70000       $   ,rockchip,rk3568-pipe-phy-grf syscon                                       qos@fe190080             ,rockchip,rk3568-qos syscon                                  ?      qos@fe190100             ,rockchip,rk3568-qos syscon                                  @      qos@fe190200             ,rockchip,rk3568-qos syscon                                  A      syscon@fdcb8000       %   ,rockchip,rk3568-pcie3-phy-grf syscon                ˀ                         phy@fe8c0000             ,rockchip,rk3568-pcie3-phy                                	                  &      '     w        refclk_m refclk_n pclk                       phy         
         	  Bdisabled                     pcie@fe270000            ,rockchip,rk3568-pcie                                                 (                                      $  aclk_mst aclk_slv aclk_dbi pclk aux          pci       <  S                                                          sys pmc msg legacy err                                          `                                                                                                                     (           7           F      Z              N                    	  pcie-phy                        0     @       @      '                             T  q                                                    @      @       @           dbi apb config                        pipe          	  Bdisabled              b   legacy-interrupt-controller          |                                             S                              pcie@fe280000            ,rockchip,rk3568-pcie                                            /      (                                      $  aclk_mst aclk_slv aclk_dbi pclk aux          pci       <  S                                                          sys pmc msg legacy err                                          `                                                                                                                     (           7           F       Z               N                    	  pcie-phy                        0            @      (                             T  q                                                    @             @           dbi apb config                        pipe          	  Bdisabled              c   legacy-interrupt-controller          |                                             S                              ethernet@fe2a0000         &   ,rockchip,rk3568-gmac snps,dwmac-4.20a               *                 S                            macirq eth_wake_irq       @                                                    W  stmmaceth mac_clk_rx mac_clk_tx clk_mac_refout aclk_mac pclk_mac clk_mac_speed ptp_ref                      
  stmmaceth                                                                  &      	  Bdisabled              d   mdio             ,snps,dwmac-mdio                                     e      stmmac-axi-config           /                                 9           I                    rx-queues-config            Y                 queue0           tx-queues-config            o                 queue0              can@fe570000             ,rockchip,rk3568v2-canfd             W                 S                       A     @      
  baud pclk                U     T      	  core apb            default                  	  Bdisabled              f      can@fe580000             ,rockchip,rk3568v2-canfd             X                 S                       C     B      
  baud pclk                W     V      	  core apb            default                  	  Bdisabled              g      can@fe590000             ,rockchip,rk3568v2-canfd             Y                 S                       E     D      
  baud pclk                Y     X      	  core apb            default                  	  Bdisabled              h      phy@fe820000             ,rockchip,rk3568-naneng-combphy                                          |              ref apb pipe            l              |                      phy         	           	           	           Bokay                     chosen          
serial2:115200n8              i      hdmi-tx-connector            ,hdmi-connector          
            a             j   port       endpoint                          W            regulator-hdmi-tx-5v             ,regulator-fixed          
        
                  default                    Ghdmi_tx_5v           LK@         LK@        %   #                 pdm-codec            ,dmic-codec          
                                pdm-sound            ,simple-audio-card           microphone            k   simple-audio-card,cpu           I         simple-audio-card,codec         I            regulator-vcc12v-cam             ,regulator-fixed          
        
                  default                    G12v_cam                             %             l      regulator-vcc12v-in          ,regulator-fixed         G12v_in           V         j                                     regulator-vcc3v8-cam             ,regulator-fixed          
        
   !               default                    G3v8_cam          9         9        %   #          m      regulator-vcc3v3-sys             ,regulator-fixed         G3v3_sys          V         j         2Z         2Z        %   #           $      regulator-vcc5v-in           ,regulator-fixed         G5v_in            V         j         LK@         LK@        %              #      __symbols__         /cpus/cpu@0         /cpus/cpu@100           /cpus/cpu@200           /cpus/cpu@300         
  /l3-cache           $/display-subsystem          6/firmware/scmi          ;/firmware/scmi/protocol@14          D/hdmi-sound         O/reserved-memory/shmem@10f000           Z/xin24m         a/xin32k         h/sata@fc400000          n/sata@fc800000          t/usb@fcc00000           /usb@fd000000           /interrupt-controller@fd400000        7  /interrupt-controller@fd400000/msi-controller@fd440000          /usb@fd800000           /usb@fd840000           /usb@fd880000           /usb@fd8c0000           /syscon@fdc20000            /syscon@fdc20000/io-domains         /syscon@fdc50000            /syscon@fdc60000            /syscon@fdc80000            /syscon@fdc90000            /syscon@fdca0000            /syscon@fdca8000            */clock-controller@fdd00000          -/clock-controller@fdd20000           [/i2c@fdd40000           1/i2c@fdd40000/pmic@20         +  7/i2c@fdd40000/pmic@20/regulators/DCDC_REG1        +  D/i2c@fdd40000/pmic@20/regulators/DCDC_REG2        +  O/i2c@fdd40000/pmic@20/regulators/DCDC_REG3        +  [/i2c@fdd40000/pmic@20/regulators/DCDC_REG4        +  f/i2c@fdd40000/pmic@20/regulators/DCDC_REG5        *  m/i2c@fdd40000/pmic@20/regulators/LDO_REG1         *  {/i2c@fdd40000/pmic@20/regulators/LDO_REG2         *  /i2c@fdd40000/pmic@20/regulators/LDO_REG3         *  /i2c@fdd40000/pmic@20/regulators/LDO_REG4         *  /i2c@fdd40000/pmic@20/regulators/LDO_REG5         *  /i2c@fdd40000/pmic@20/regulators/LDO_REG6         *  /i2c@fdd40000/pmic@20/regulators/LDO_REG7         *  /i2c@fdd40000/pmic@20/regulators/LDO_REG8         *  /i2c@fdd40000/pmic@20/regulators/LDO_REG9         -  /i2c@fdd40000/pmic@20/regulators/SWITCH_REG1          )  /i2c@fdd40000/regulator@42/regulators/SW            /i2c@fdd40000/rtc@51            /serial@fdd50000            /pwm@fdd70000           /pwm@fdd70010           /pwm@fdd70020           /pwm@fdd70030           /power-management@fdd90000        ,  /power-management@fdd90000/power-controller         K/gpu@fde60000           /video-codec@fdea0400           /iommu@fdea0800         /rga@fdeb0000           #/video-codec@fdee0000           (/iommu@fdee0800         1/mmc@fe000000           8/ethernet@fe010000          >/ethernet@fe010000/mdio       %  D/ethernet@fe010000/stmmac-axi-config          $  [/ethernet@fe010000/rx-queues-config       $  n/ethernet@fe010000/tx-queues-config         /vop@fe040000           /vop@fe040000/ports         /vop@fe040000/ports/port@0        &  /vop@fe040000/ports/port@0/endpoint@2           /vop@fe040000/ports/port@1          /vop@fe040000/ports/port@2          /iommu@fe043e00         /dsi@fe060000           /dsi@fe060000/ports/port@0          /dsi@fe060000/ports/port@1          /dsi@fe070000           /dsi@fe070000/ports/port@0          /dsi@fe070000/ports/port@1          /hdmi@fe0a0000          /hdmi@fe0a0000/ports/port@0       %  /hdmi@fe0a0000/ports/port@0/endpoint            /hdmi@fe0a0000/ports/port@1       %  /hdmi@fe0a0000/ports/port@1/endpoint            /qos@fe128000           /qos@fe138080           /qos@fe138100           -/qos@fe138180           >/qos@fe148000           F/qos@fe148080           Q/qos@fe148100           \/qos@fe150000           d/qos@fe158000           l/qos@fe158100           t/qos@fe158180           /qos@fe158200           /qos@fe158280           /qos@fe158300           /qos@fe180000           /qos@fe190000           /qos@fe190280           /qos@fe190300           /qos@fe190380           /qos@fe190400           /qos@fe198000           /qos@fe1a8000           /qos@fe1a8080           /qos@fe1a8100           /dfi@fe230000           /pcie@fe260000        +  /pcie@fe260000/legacy-interrupt-controller          /mmc@fe2b0000           !/mmc@fe2c0000           (/spi@fe300000           ,/mmc@fe310000           2/rng@fe388000           6/i2s@fe400000           ?/i2s@fe410000           H/i2s@fe420000           Q/i2s@fe430000           Z/pdm@fe440000           ^/spdif@fe460000         d/dma-controller@fe530000            j/dma-controller@fe550000             `/i2c@fe5a0000            e/i2c@fe5b0000            j/i2c@fe5c0000            o/i2c@fe5d0000            t/i2c@fe5e0000           p/watchdog@fe600000           /spi@fe610000            /spi@fe620000            /spi@fe630000            /spi@fe640000           t/serial@fe650000            z/serial@fe660000            /serial@fe670000            /serial@fe680000            /serial@fe690000            /serial@fe6a0000            /serial@fe6b0000            /serial@fe6c0000            /serial@fe6d0000            /thermal-zones          /thermal-zones/cpu-thermal        ,  /thermal-zones/cpu-thermal/trips/cpu_alert0       ,  /thermal-zones/cpu-thermal/trips/cpu_alert1       *  /thermal-zones/cpu-thermal/trips/cpu_crit           /thermal-zones/gpu-thermal        /  /thermal-zones/gpu-thermal/trips/gpu-threshold        ,  /thermal-zones/gpu-thermal/trips/gpu-target       *  /thermal-zones/gpu-thermal/trips/gpu-crit           /tsadc@fe710000         /saradc@fe720000            /pwm@fe6e0000           #/pwm@fe6e0010           (/pwm@fe6e0020           -/pwm@fe6e0030           2/pwm@fe6f0000           7/pwm@fe6f0010           </pwm@fe6f0020           B/pwm@fe6f0030           H/pwm@fe700000           N/pwm@fe700010           T/pwm@fe700020           Z/pwm@fe700030           `/phy@fe830000           i/phy@fe840000           r/phy@fe870000           {/mipi-dphy@fe850000         /mipi-dphy@fe860000         /usb2phy@fe8a0000           /usb2phy@fe8a0000/host-port         /usb2phy@fe8a0000/otg-port          /usb2phy@fe8b0000           /usb2phy@fe8b0000/host-port         /usb2phy@fe8b0000/otg-port        	  /pinctrl             =/pinctrl/gpio@fdd60000           C/pinctrl/gpio@fe740000           I/pinctrl/gpio@fe750000           O/pinctrl/gpio@fe760000           U/pinctrl/gpio@fe770000          /pinctrl/pcfg-pull-up           /pinctrl/pcfg-pull-down         /pinctrl/pcfg-pull-none       $  
/pinctrl/pcfg-pull-none-drv-level-0       $  %/pinctrl/pcfg-pull-none-drv-level-1       $  @/pinctrl/pcfg-pull-none-drv-level-2       $  [/pinctrl/pcfg-pull-none-drv-level-3       $  v/pinctrl/pcfg-pull-none-drv-level-4       $  /pinctrl/pcfg-pull-none-drv-level-5       $  /pinctrl/pcfg-pull-none-drv-level-6       $  /pinctrl/pcfg-pull-none-drv-level-7       $  /pinctrl/pcfg-pull-none-drv-level-8       $  /pinctrl/pcfg-pull-none-drv-level-9       %  /pinctrl/pcfg-pull-none-drv-level-10          %  4/pinctrl/pcfg-pull-none-drv-level-11          %  P/pinctrl/pcfg-pull-none-drv-level-12          %  l/pinctrl/pcfg-pull-none-drv-level-13          %  /pinctrl/pcfg-pull-none-drv-level-14          %  /pinctrl/pcfg-pull-none-drv-level-15          "  /pinctrl/pcfg-pull-up-drv-level-0         "  /pinctrl/pcfg-pull-up-drv-level-1         "  /pinctrl/pcfg-pull-up-drv-level-2         "  /pinctrl/pcfg-pull-up-drv-level-3         "  $/pinctrl/pcfg-pull-up-drv-level-4         "  =/pinctrl/pcfg-pull-up-drv-level-5         "  V/pinctrl/pcfg-pull-up-drv-level-6         "  o/pinctrl/pcfg-pull-up-drv-level-7         "  /pinctrl/pcfg-pull-up-drv-level-8         "  /pinctrl/pcfg-pull-up-drv-level-9         #  /pinctrl/pcfg-pull-up-drv-level-10        #  /pinctrl/pcfg-pull-up-drv-level-11        #  /pinctrl/pcfg-pull-up-drv-level-12        #  /pinctrl/pcfg-pull-up-drv-level-13        #  "/pinctrl/pcfg-pull-up-drv-level-14        #  </pinctrl/pcfg-pull-up-drv-level-15        $  V/pinctrl/pcfg-pull-down-drv-level-0       $  q/pinctrl/pcfg-pull-down-drv-level-1       $  /pinctrl/pcfg-pull-down-drv-level-2       $  /pinctrl/pcfg-pull-down-drv-level-3       $  /pinctrl/pcfg-pull-down-drv-level-4       $  /pinctrl/pcfg-pull-down-drv-level-5       $  /pinctrl/pcfg-pull-down-drv-level-6       $  /pinctrl/pcfg-pull-down-drv-level-7       $  ./pinctrl/pcfg-pull-down-drv-level-8       $  I/pinctrl/pcfg-pull-down-drv-level-9       %  d/pinctrl/pcfg-pull-down-drv-level-10          %  /pinctrl/pcfg-pull-down-drv-level-11          %  /pinctrl/pcfg-pull-down-drv-level-12          %  /pinctrl/pcfg-pull-down-drv-level-13          %  /pinctrl/pcfg-pull-down-drv-level-14          %  /pinctrl/pcfg-pull-down-drv-level-15            /pinctrl/pcfg-pull-up-smt           /pinctrl/pcfg-pull-down-smt         0/pinctrl/pcfg-pull-none-smt       (  C/pinctrl/pcfg-pull-none-drv-level-0-smt       (  b/pinctrl/pcfg-pull-none-drv-level-1-smt       (  /pinctrl/pcfg-pull-none-drv-level-2-smt       (  /pinctrl/pcfg-pull-none-drv-level-3-smt       (  /pinctrl/pcfg-pull-none-drv-level-4-smt       (  /pinctrl/pcfg-pull-none-drv-level-5-smt         /pinctrl/pcfg-output-high           /pinctrl/pcfg-output-low            /pinctrl/acodec/acodec-pins          */pinctrl/audiopwm/audiopwm-lout       !  8/pinctrl/audiopwm/audiopwm-loutn          !  G/pinctrl/audiopwm/audiopwm-loutp             V/pinctrl/audiopwm/audiopwm-rout       !  d/pinctrl/audiopwm/audiopwm-routn          !  s/pinctrl/audiopwm/audiopwm-routp            /pinctrl/bt656/bt656m0-pins         /pinctrl/bt656/bt656m1-pins         /pinctrl/bt1120/bt1120-pins         /pinctrl/cam/cam-clkout0            /pinctrl/cam/cam-clkout1          #  /pinctrl/cam/vcc12v-cam-en-pinctrl        #  /pinctrl/cam/vcc3v8-cam-en-pinctrl          /pinctrl/can0/can0m0-pins           /pinctrl/can0/can0m1-pins           /pinctrl/can1/can1m0-pins            /pinctrl/can1/can1m1-pins           /pinctrl/can2/can2m0-pins           /pinctrl/can2/can2m1-pins           $/pinctrl/cif/cif-clk            ,/pinctrl/cif/cif-dvp-clk            8/pinctrl/cif/cif-dvp-bus16          F/pinctrl/cif/cif-dvp-bus8           S/pinctrl/clk32k/clk32k-in           ]/pinctrl/clk32k/clk32k-out0         i/pinctrl/clk32k/clk32k-out1         u/pinctrl/cpu/cpu-pins           ~/pinctrl/ebc/ebc-extern         /pinctrl/ebc/ebc-pins           /pinctrl/edpdp/edpdpm0-pins         /pinctrl/edpdp/edpdpm1-pins         /pinctrl/emmc/emmc-rstnout          /pinctrl/emmc/emmc-bus8         /pinctrl/emmc/emmc-clk          /pinctrl/emmc/emmc-cmd          /pinctrl/emmc/emmc-datastrobe           /pinctrl/eth0/eth0-pins         /pinctrl/eth1/eth1m0-pins           /pinctrl/eth1/eth1m1-pins           /pinctrl/flash/flash-pins           /pinctrl/fspi/fspi-pins         /pinctrl/fspi/fspi-cs1          %/pinctrl/gmac0/gmac0-miim           0/pinctrl/gmac0/gmac0-clkinout           ?/pinctrl/gmac0/gmac0-rx-er          K/pinctrl/gmac0/gmac0-rx-bus2            Y/pinctrl/gmac0/gmac0-tx-bus2            g/pinctrl/gmac0/gmac0-rgmii-clk          w/pinctrl/gmac0/gmac0-rgmii-bus          /pinctrl/gmac1/gmac1m0-miim          /pinctrl/gmac1/gmac1m0-clkinout         /pinctrl/gmac1/gmac1m0-rx-er            /pinctrl/gmac1/gmac1m0-rx-bus2          /pinctrl/gmac1/gmac1m0-tx-bus2        !  /pinctrl/gmac1/gmac1m0-rgmii-clk          !  /pinctrl/gmac1/gmac1m0-rgmii-bus            /pinctrl/gmac1/gmac1m1-miim          /pinctrl/gmac1/gmac1m1-clkinout         /pinctrl/gmac1/gmac1m1-rx-er            #/pinctrl/gmac1/gmac1m1-rx-bus2          3/pinctrl/gmac1/gmac1m1-tx-bus2        !  C/pinctrl/gmac1/gmac1m1-rgmii-clk          !  U/pinctrl/gmac1/gmac1m1-rgmii-bus            g/pinctrl/gpu/gpu-pins           p/pinctrl/hdmitx/hdmitxm0-cec            }/pinctrl/hdmitx/hdmitxm1-cec            /pinctrl/hdmitx/hdmitx-scl          /pinctrl/hdmitx/hdmitx-sda        &  /pinctrl/hdmitx/hdmi-tx-5v-en-pinctrl           /pinctrl/i2c0/i2c0-xfer         /pinctrl/i2c1/i2c1-xfer         /pinctrl/i2c2/i2c2m0-xfer           /pinctrl/i2c2/i2c2m1-xfer           /pinctrl/i2c3/i2c3m0-xfer           /pinctrl/i2c3/i2c3m1-xfer           /pinctrl/i2c4/i2c4m0-xfer           /pinctrl/i2c4/i2c4m1-xfer           
/pinctrl/i2c5/i2c5m0-xfer           /pinctrl/i2c5/i2c5m1-xfer           "/pinctrl/i2s1/i2s1m0-lrckrx         0/pinctrl/i2s1/i2s1m0-lrcktx         >/pinctrl/i2s1/i2s1m0-mclk           J/pinctrl/i2s1/i2s1m0-sclkrx         X/pinctrl/i2s1/i2s1m0-sclktx         f/pinctrl/i2s1/i2s1m0-sdi0           r/pinctrl/i2s1/i2s1m0-sdi1           ~/pinctrl/i2s1/i2s1m0-sdi2           /pinctrl/i2s1/i2s1m0-sdi3           /pinctrl/i2s1/i2s1m0-sdo0           /pinctrl/i2s1/i2s1m0-sdo1           /pinctrl/i2s1/i2s1m0-sdo2           /pinctrl/i2s1/i2s1m0-sdo3           /pinctrl/i2s1/i2s1m1-lrckrx         /pinctrl/i2s1/i2s1m1-lrcktx         /pinctrl/i2s1/i2s1m1-mclk           /pinctrl/i2s1/i2s1m1-sclkrx         /pinctrl/i2s1/i2s1m1-sclktx         
/pinctrl/i2s1/i2s1m1-sdi0           /pinctrl/i2s1/i2s1m1-sdi1           "/pinctrl/i2s1/i2s1m1-sdi2           ./pinctrl/i2s1/i2s1m1-sdi3           :/pinctrl/i2s1/i2s1m1-sdo0           F/pinctrl/i2s1/i2s1m1-sdo1           R/pinctrl/i2s1/i2s1m1-sdo2           ^/pinctrl/i2s1/i2s1m1-sdo3           j/pinctrl/i2s1/i2s1m2-lrckrx         x/pinctrl/i2s1/i2s1m2-lrcktx         /pinctrl/i2s1/i2s1m2-mclk           /pinctrl/i2s1/i2s1m2-sclkrx         /pinctrl/i2s1/i2s1m2-sclktx         /pinctrl/i2s1/i2s1m2-sdi0           /pinctrl/i2s1/i2s1m2-sdi1           /pinctrl/i2s1/i2s1m2-sdi2           /pinctrl/i2s1/i2s1m2-sdi3           /pinctrl/i2s1/i2s1m2-sdo0           /pinctrl/i2s1/i2s1m2-sdo1           /pinctrl/i2s1/i2s1m2-sdo2           /pinctrl/i2s1/i2s1m2-sdo3           /pinctrl/i2s2/i2s2m0-lrckrx         /pinctrl/i2s2/i2s2m0-lrcktx         */pinctrl/i2s2/i2s2m0-mclk           6/pinctrl/i2s2/i2s2m0-sclkrx         D/pinctrl/i2s2/i2s2m0-sclktx         R/pinctrl/i2s2/i2s2m0-sdi            ]/pinctrl/i2s2/i2s2m0-sdo            h/pinctrl/i2s2/i2s2m1-lrckrx         v/pinctrl/i2s2/i2s2m1-lrcktx         /pinctrl/i2s2/i2s2m1-mclk           /pinctrl/i2s2/i2s2m1-sclkrx         /pinctrl/i2s2/i2s2m1-sclktx         /pinctrl/i2s2/i2s2m1-sdi            /pinctrl/i2s2/i2s2m1-sdo            /pinctrl/i2s3/i2s3m0-lrck           /pinctrl/i2s3/i2s3m0-mclk           /pinctrl/i2s3/i2s3m0-sclk           /pinctrl/i2s3/i2s3m0-sdi            /pinctrl/i2s3/i2s3m0-sdo            /pinctrl/i2s3/i2s3m1-lrck           /pinctrl/i2s3/i2s3m1-mclk           /pinctrl/i2s3/i2s3m1-sclk            /pinctrl/i2s3/i2s3m1-sdi            +/pinctrl/i2s3/i2s3m1-sdo            6/pinctrl/isp/isp-pins           ?/pinctrl/jtag/jtag-pins         I/pinctrl/lcdc/lcdc-ctl          R/pinctrl/lcdc/lcdc-clock            ]/pinctrl/lcdc/lcdc-data16           i/pinctrl/lcdc/lcdc-data18           u/pinctrl/mcu/mcu-pins           ~/pinctrl/npu/npu-pins           /pinctrl/pcie20/pcie20m0-pins           /pinctrl/pcie20/pcie20m1-pins           /pinctrl/pcie20/pcie20m2-pins         "  /pinctrl/pcie20/pcie20-buttonrstn         "  /pinctrl/pcie30x1/pcie30x1m0-pins         "  /pinctrl/pcie30x1/pcie30x1m1-pins         "  /pinctrl/pcie30x1/pcie30x1m2-pins         &  /pinctrl/pcie30x1/pcie30x1-buttonrstn         "  /pinctrl/pcie30x2/pcie30x2m0-pins         "  /pinctrl/pcie30x2/pcie30x2m1-pins         "  '/pinctrl/pcie30x2/pcie30x2m2-pins         &  7/pinctrl/pcie30x2/pcie30x2-buttonrstn           K/pinctrl/pdm/pdmm0-clk          U/pinctrl/pdm/pdmm0-clk1         `/pinctrl/pdm/pdmm0-sdi0         k/pinctrl/pdm/pdmm0-sdi1         v/pinctrl/pdm/pdmm0-sdi2         /pinctrl/pdm/pdmm0-sdi3         /pinctrl/pdm/pdmm1-clk          /pinctrl/pdm/pdmm1-clk1         /pinctrl/pdm/pdmm1-sdi0         /pinctrl/pdm/pdmm1-sdi1         /pinctrl/pdm/pdmm1-sdi2         /pinctrl/pdm/pdmm1-sdi3         /pinctrl/pdm/pdmm2-clk1         /pinctrl/pdm/pdmm2-sdi0         /pinctrl/pdm/pdmm2-sdi1         /pinctrl/pdm/pdmm2-sdi2         /pinctrl/pdm/pdmm2-sdi3          /pinctrl/pmic/pmic-pins       !   /pinctrl/pmic/pmic-int-l-pinctrl             /pinctrl/pmu/pmu-pins            "/pinctrl/pwm0/pwm0m0-pins            ./pinctrl/pwm0/pwm0m1-pins            :/pinctrl/pwm1/pwm1m0-pins            F/pinctrl/pwm1/pwm1m1-pins            R/pinctrl/pwm2/pwm2m0-pins            ^/pinctrl/pwm2/pwm2m1-pins            j/pinctrl/pwm3/pwm3-pins          t/pinctrl/pwm4/pwm4-pins          ~/pinctrl/pwm5/pwm5-pins          /pinctrl/pwm6/pwm6-pins          /pinctrl/pwm7/pwm7-pins          /pinctrl/pwm8/pwm8m0-pins            /pinctrl/pwm8/pwm8m1-pins            /pinctrl/pwm9/pwm9m0-pins            /pinctrl/pwm9/pwm9m1-pins            /pinctrl/pwm10/pwm10m0-pins          /pinctrl/pwm10/pwm10m1-pins          /pinctrl/pwm11/pwm11m0-pins          /pinctrl/pwm11/pwm11m1-pins         ! /pinctrl/pwm12/pwm12m0-pins         !/pinctrl/pwm12/pwm12m1-pins         !/pinctrl/pwm13/pwm13m0-pins         !'/pinctrl/pwm13/pwm13m1-pins         !4/pinctrl/pwm14/pwm14m0-pins         !A/pinctrl/pwm14/pwm14m1-pins         !N/pinctrl/pwm15/pwm15m0-pins         ![/pinctrl/pwm15/pwm15m1-pins         !h/pinctrl/refclk/refclk-pins         !t/pinctrl/sata/sata-pins         !~/pinctrl/sata0/sata0-pins           !/pinctrl/sata1/sata1-pins           !/pinctrl/sata2/sata2-pins           !/pinctrl/scr/scr-pins           !/pinctrl/sdmmc0/sdmmc0-bus4         !/pinctrl/sdmmc0/sdmmc0-clk          !/pinctrl/sdmmc0/sdmmc0-cmd          !/pinctrl/sdmmc0/sdmmc0-det          !/pinctrl/sdmmc0/sdmmc0-pwren            !/pinctrl/sdmmc1/sdmmc1-bus4         !/pinctrl/sdmmc1/sdmmc1-clk          !/pinctrl/sdmmc1/sdmmc1-cmd          "/pinctrl/sdmmc1/sdmmc1-det          "/pinctrl/sdmmc1/sdmmc1-pwren            "/pinctrl/sdmmc2/sdmmc2m0-bus4           "*/pinctrl/sdmmc2/sdmmc2m0-clk            "7/pinctrl/sdmmc2/sdmmc2m0-cmd            "D/pinctrl/sdmmc2/sdmmc2m0-det            "Q/pinctrl/sdmmc2/sdmmc2m0-pwren          "`/pinctrl/sdmmc2/sdmmc2m1-bus4           "n/pinctrl/sdmmc2/sdmmc2m1-clk            "{/pinctrl/sdmmc2/sdmmc2m1-cmd            "/pinctrl/sdmmc2/sdmmc2m1-det            "/pinctrl/sdmmc2/sdmmc2m1-pwren          "/pinctrl/spdif/spdifm0-tx           "/pinctrl/spdif/spdifm1-tx           "/pinctrl/spdif/spdifm2-tx           "/pinctrl/spi0/spi0m0-pins           "/pinctrl/spi0/spi0m0-cs0            "/pinctrl/spi0/spi0m0-cs1            "/pinctrl/spi0/spi0m1-pins           "/pinctrl/spi0/spi0m1-cs0            "/pinctrl/spi1/spi1m0-pins           #
/pinctrl/spi1/spi1m0-cs0            #/pinctrl/spi1/spi1m0-cs1            # /pinctrl/spi1/spi1m1-pins           #,/pinctrl/spi1/spi1m1-cs0            #7/pinctrl/spi2/spi2m0-pins           #C/pinctrl/spi2/spi2m0-cs0            #N/pinctrl/spi2/spi2m0-cs1            #Y/pinctrl/spi2/spi2m1-pins           #e/pinctrl/spi2/spi2m1-cs0            #p/pinctrl/spi2/spi2m1-cs1            #{/pinctrl/spi3/spi3m0-pins           #/pinctrl/spi3/spi3m0-cs0            #/pinctrl/spi3/spi3m0-cs1            #/pinctrl/spi3/spi3m1-pins           #/pinctrl/spi3/spi3m1-cs0            #/pinctrl/spi3/spi3m1-cs1            #/pinctrl/tsadc/tsadcm0-shut         #/pinctrl/tsadc/tsadcm1-shut         #/pinctrl/tsadc/tsadc-shutorg            #/pinctrl/tsadc/tsadc-pin            #/pinctrl/uart0/uart0-xfer           #/pinctrl/uart0/uart0-ctsn           $/pinctrl/uart0/uart0-rtsn           $/pinctrl/uart1/uart1m0-xfer         $/pinctrl/uart1/uart1m0-ctsn         $,/pinctrl/uart1/uart1m0-rtsn         $9/pinctrl/uart1/uart1m1-xfer         $F/pinctrl/uart1/uart1m1-ctsn         $S/pinctrl/uart1/uart1m1-rtsn         $`/pinctrl/uart2/uart2m0-xfer         $m/pinctrl/uart2/uart2m1-xfer         $z/pinctrl/uart3/uart3m0-xfer         $/pinctrl/uart3/uart3m0-ctsn         $/pinctrl/uart3/uart3m0-rtsn         $/pinctrl/uart3/uart3m1-xfer         $/pinctrl/uart4/uart4m0-xfer         $/pinctrl/uart4/uart4m0-ctsn         $/pinctrl/uart4/uart4m0-rtsn         $/pinctrl/uart4/uart4m1-xfer         $/pinctrl/uart5/uart5m0-xfer         $/pinctrl/uart5/uart5m0-ctsn         $/pinctrl/uart5/uart5m0-rtsn         %	/pinctrl/uart5/uart5m1-xfer         %/pinctrl/uart6/uart6m0-xfer         %#/pinctrl/uart6/uart6m0-ctsn         %0/pinctrl/uart6/uart6m0-rtsn         %=/pinctrl/uart6/uart6m1-xfer         %J/pinctrl/uart7/uart7m0-xfer         %W/pinctrl/uart7/uart7m0-ctsn         %d/pinctrl/uart7/uart7m0-rtsn         %q/pinctrl/uart7/uart7m1-xfer         %~/pinctrl/uart7/uart7m2-xfer         %/pinctrl/uart8/uart8m0-xfer         %/pinctrl/uart8/uart8m0-ctsn         %/pinctrl/uart8/uart8m0-rtsn         %/pinctrl/uart8/uart8m1-xfer         %/pinctrl/uart9/uart9m0-xfer         %/pinctrl/uart9/uart9m0-ctsn         %/pinctrl/uart9/uart9m0-rtsn         %/pinctrl/uart9/uart9m1-xfer         %/pinctrl/uart9/uart9m2-xfer         & /pinctrl/vop/vopm0-pins         &/pinctrl/vop/vopm1-pins         &/pinctrl/spi0-hs/spi0m0-pins            &%/pinctrl/spi0-hs/spi0m0-cs0         &3/pinctrl/spi0-hs/spi0m0-cs1         &A/pinctrl/spi0-hs/spi0m1-pins            &P/pinctrl/spi0-hs/spi0m1-cs0         &^/pinctrl/spi1-hs/spi1m0-pins            &m/pinctrl/spi1-hs/spi1m0-cs0         &{/pinctrl/spi1-hs/spi1m0-cs1         &/pinctrl/spi1-hs/spi1m1-pins            &/pinctrl/spi1-hs/spi1m1-cs0         &/pinctrl/spi2-hs/spi2m0-pins            &/pinctrl/spi2-hs/spi2m0-cs0         &/pinctrl/spi2-hs/spi2m0-cs1         &/pinctrl/spi2-hs/spi2m1-pins            &/pinctrl/spi2-hs/spi2m1-cs0         &/pinctrl/spi2-hs/spi2m1-cs1         &/pinctrl/spi3-hs/spi3m0-pins            '/pinctrl/spi3-hs/spi3m0-cs0         '/pinctrl/spi3-hs/spi3m0-cs1         ''/pinctrl/spi3-hs/spi3m1-pins            '6/pinctrl/spi3-hs/spi3m1-cs0         'D/pinctrl/spi3-hs/spi3m1-cs1       .  'R/pinctrl/gmac-txd-level3/gmac0-tx-bus2-level3         0  'g/pinctrl/gmac-txd-level3/gmac0-rgmii-bus-level3       0  '~/pinctrl/gmac-txd-level3/gmac1m0-tx-bus2-level3       2  '/pinctrl/gmac-txd-level3/gmac1m0-rgmii-bus-level3         0  '/pinctrl/gmac-txd-level3/gmac1m1-tx-bus2-level3       2  '/pinctrl/gmac-txd-level3/gmac1m1-rgmii-bus-level3         0  '/pinctrl/gmac-txc-level2/gmac0-rgmii-clk-level2       2  '/pinctrl/gmac-txc-level2/gmac1m0-rgmii-clk-level2         2  (/pinctrl/gmac-txc-level2/gmac1m1-rgmii-clk-level2           ('/opp-table-0            (6/opp-table-1            (D/sata@fc000000          (J/syscon@fdc70000            (X/qos@fe190080           (d/qos@fe190100           (p/qos@fe190200           (z/syscon@fdcb8000            (/phy@fe8c0000           (\/pcie@fe270000        +  (/pcie@fe270000/legacy-interrupt-controller          (h/pcie@fe280000        +  (/pcie@fe280000/legacy-interrupt-controller          (/ethernet@fe2a0000          (/ethernet@fe2a0000/mdio       %  (/ethernet@fe2a0000/stmmac-axi-config          $  (/ethernet@fe2a0000/rx-queues-config       $  (/ethernet@fe2a0000/tx-queues-config         (/can@fe570000           (/can@fe580000           ) /can@fe590000           )/phy@fe820000           )/chosen         )/hdmi-tx-connector        !  )/hdmi-tx-connector/port/endpoint            )(/regulator-hdmi-tx-5v           )3/pdm-codec          )=/pdm-sound          )G/regulator-vcc12v-cam           )R/regulator-vcc12v-in            )\/regulator-vcc3v8-cam           )g/regulator-vcc3v3-sys           )r/regulator-vcc5v-in          	interrupt-parent #address-cells #size-cells compatible model gpio0 gpio1 gpio2 gpio3 gpio4 i2c0 i2c1 i2c2 i2c3 i2c4 i2c5 serial0 serial1 serial2 serial3 serial4 serial5 serial6 serial7 serial8 serial9 spi0 spi1 spi2 spi3 ethernet0 mmc0 rtc0 rtc1 device_type reg clocks #cooling-cells enable-method i-cache-size i-cache-line-size i-cache-sets d-cache-size d-cache-line-size d-cache-sets next-level-cache operating-points-v2 cpu-supply phandle cache-level cache-unified ports arm,smc-id shmem #clock-cells simple-audio-card,name simple-audio-card,format simple-audio-card,mclk-fs status sound-dai interrupts interrupt-affinity ranges no-map arm,no-tick-in-suspend clock-frequency clock-output-names pinctrl-0 pinctrl-names clock-names phys phy-names ports-implemented power-domains dr_mode phy_type resets snps,dis_u2_susphy_quirk snps,dis-u1-entry-quirk snps,dis-u2-entry-quirk tx-fifo-resize interrupt-controller #interrupt-cells mbi-alias mbi-ranges msi-controller dma-noncoherent #msi-cells pmuio1-supply pmuio2-supply vccio1-supply vccio2-supply vccio3-supply vccio4-supply vccio5-supply vccio6-supply vccio7-supply #reset-cells assigned-clocks assigned-clock-rates assigned-clock-parents rockchip,grf system-power-controller vcc1-supply vcc2-supply vcc3-supply vcc4-supply vcc5-supply vcc6-supply vcc7-supply vcc8-supply vcc9-supply wakeup-source regulator-name regulator-always-on regulator-boot-on regulator-initial-mode regulator-min-microvolt regulator-max-microvolt regulator-ramp-delay regulator-off-in-suspend regulator-on-in-suspend regulator-suspend-microvolt vin-supply quartz-load-femtofarads dmas reg-io-width reg-shift #pwm-cells #power-domain-cells pm_qos interrupt-names mali-supply iommus #iommu-cells reset-names fifo-depth max-frequency snps,axi-config snps,mixed-burst snps,mtl-rx-config snps,mtl-tx-config snps,tso snps,blen snps,rd_osr_lmt snps,wr_osr_lmt snps,rx-queues-to-use snps,tx-queues-to-use reg-names remote-endpoint #sound-dai-cells avdd-0v9-supply avdd-1v8-supply rockchip,pmu bus-range interrupt-map-mask interrupt-map linux,pci-domain num-ib-windows num-ob-windows max-link-speed msi-map num-lanes bus-width non-removable vmmc-supply vqmmc-supply dma-names arm,pl330-periph-burst #dma-cells polling-delay-passive polling-delay thermal-sensors temperature hysteresis trip cooling-device rockchip,hw-tshut-temp pinctrl-1 #thermal-sensor-cells rockchip,hw-tshut-mode rockchip,hw-tshut-polarity #io-channel-cells vref-supply rockchip,pipe-grf rockchip,pipe-phy-grf #phy-cells rockchip,usbgrf gpio-controller gpio-ranges #gpio-cells bias-pull-up bias-pull-down bias-disable drive-strength input-schmitt-enable output-high output-low rockchip,pins opp-shared opp-hz opp-microvolt clock-latency-ns opp-suspend rockchip,phy-grf stdout-path hdmi-pwr-supply enable-active-high gpio num-channels cpu0 cpu1 cpu2 cpu3 l3_cache display_subsystem scmi scmi_clk hdmi_sound scmi_shmem xin24m xin32k sata1 sata2 usb_host0_xhci usb_host1_xhci gic its usb_host0_ehci usb_host0_ohci usb_host1_ehci usb_host1_ohci pmugrf pmu_io_domains pipegrf pipe_phy_grf1 pipe_phy_grf2 usb2phy0_grf usb2phy1_grf pmucru rk809 vcc0v9_logic vcc0v9_gpu vcc1v1_ddr4 vcc0v9_npu vcc1v8 vcc0v9a_image vcc0v9a vcc0v9a_pmu vcc3v3_acodec vcc3v3_sd vcc3v3_pmu vcc1v8a vcc1v8a_pmu vcc1v8a_image vcc3v3_sw vcc0v9_cpu pcf85623 uart0 pwm0 pwm1 pwm2 pwm3 power vpu vdpu_mmu rga vepu vepu_mmu sdmmc2 gmac1 mdio1 gmac1_stmmac_axi_setup gmac1_mtl_rx_setup gmac1_mtl_tx_setup vop vop_out vp0 vp0_out_hdmi vp1 vp2 vop_mmu dsi0 dsi0_in dsi0_out dsi1 dsi1_in dsi1_out hdmi_in hdmi_in_vp0 hdmi_out hdmi_tx_out qos_gpu qos_rkvenc_rd_m0 qos_rkvenc_rd_m1 qos_rkvenc_wr_m0 qos_isp qos_vicap0 qos_vicap1 qos_vpu qos_ebc qos_iep qos_jpeg_dec qos_jpeg_enc qos_rga_rd qos_rga_wr qos_npu qos_pcie2x1 qos_sata1 qos_sata2 qos_usb3_0 qos_usb3_1 qos_rkvdec qos_hdcp qos_vop_m0 qos_vop_m1 dfi pcie_intc sdmmc0 sdmmc1 sfc sdhci rng i2s0_8ch i2s1_8ch i2s2_2ch i2s3_2ch pdm spdif dmac0 dmac1 wdt uart1 uart2 uart3 uart4 uart5 uart6 uart7 uart8 uart9 thermal_zones cpu_thermal cpu_alert0 cpu_alert1 cpu_crit gpu_thermal gpu_threshold gpu_target gpu_crit tsadc saradc pwm4 pwm5 pwm6 pwm7 pwm8 pwm9 pwm10 pwm11 pwm12 pwm13 pwm14 pwm15 combphy1 combphy2 csi_dphy dsi_dphy0 dsi_dphy1 usb2phy0 usb2phy0_host usb2phy0_otg usb2phy1 usb2phy1_host usb2phy1_otg pinctrl pcfg_pull_up pcfg_pull_down pcfg_pull_none pcfg_pull_none_drv_level_0 pcfg_pull_none_drv_level_1 pcfg_pull_none_drv_level_2 pcfg_pull_none_drv_level_3 pcfg_pull_none_drv_level_4 pcfg_pull_none_drv_level_5 pcfg_pull_none_drv_level_6 pcfg_pull_none_drv_level_7 pcfg_pull_none_drv_level_8 pcfg_pull_none_drv_level_9 pcfg_pull_none_drv_level_10 pcfg_pull_none_drv_level_11 pcfg_pull_none_drv_level_12 pcfg_pull_none_drv_level_13 pcfg_pull_none_drv_level_14 pcfg_pull_none_drv_level_15 pcfg_pull_up_drv_level_0 pcfg_pull_up_drv_level_1 pcfg_pull_up_drv_level_2 pcfg_pull_up_drv_level_3 pcfg_pull_up_drv_level_4 pcfg_pull_up_drv_level_5 pcfg_pull_up_drv_level_6 pcfg_pull_up_drv_level_7 pcfg_pull_up_drv_level_8 pcfg_pull_up_drv_level_9 pcfg_pull_up_drv_level_10 pcfg_pull_up_drv_level_11 pcfg_pull_up_drv_level_12 pcfg_pull_up_drv_level_13 pcfg_pull_up_drv_level_14 pcfg_pull_up_drv_level_15 pcfg_pull_down_drv_level_0 pcfg_pull_down_drv_level_1 pcfg_pull_down_drv_level_2 pcfg_pull_down_drv_level_3 pcfg_pull_down_drv_level_4 pcfg_pull_down_drv_level_5 pcfg_pull_down_drv_level_6 pcfg_pull_down_drv_level_7 pcfg_pull_down_drv_level_8 pcfg_pull_down_drv_level_9 pcfg_pull_down_drv_level_10 pcfg_pull_down_drv_level_11 pcfg_pull_down_drv_level_12 pcfg_pull_down_drv_level_13 pcfg_pull_down_drv_level_14 pcfg_pull_down_drv_level_15 pcfg_pull_up_smt pcfg_pull_down_smt pcfg_pull_none_smt pcfg_pull_none_drv_level_0_smt pcfg_pull_none_drv_level_1_smt pcfg_pull_none_drv_level_2_smt pcfg_pull_none_drv_level_3_smt pcfg_pull_none_drv_level_4_smt pcfg_pull_none_drv_level_5_smt pcfg_output_high pcfg_output_low acodec_pins audiopwm_lout audiopwm_loutn audiopwm_loutp audiopwm_rout audiopwm_routn audiopwm_routp bt656m0_pins bt656m1_pins bt1120_pins cam_clkout0 cam_clkout1 vcc12v_cam_en vcc3v8_cam_en can0m0_pins can0m1_pins can1m0_pins can1m1_pins can2m0_pins can2m1_pins cif_clk cif_dvp_clk cif_dvp_bus16 cif_dvp_bus8 clk32k_in clk32k_out0 clk32k_out1 cpu_pins ebc_extern ebc_pins edpdpm0_pins edpdpm1_pins emmc_rstnout emmc_bus8 emmc_clk emmc_cmd emmc_datastrobe eth0_pins eth1m0_pins eth1m1_pins flash_pins fspi_pins fspi_cs1 gmac0_miim gmac0_clkinout gmac0_rx_er gmac0_rx_bus2 gmac0_tx_bus2 gmac0_rgmii_clk gmac0_rgmii_bus gmac1m0_miim gmac1m0_clkinout gmac1m0_rx_er gmac1m0_rx_bus2 gmac1m0_tx_bus2 gmac1m0_rgmii_clk gmac1m0_rgmii_bus gmac1m1_miim gmac1m1_clkinout gmac1m1_rx_er gmac1m1_rx_bus2 gmac1m1_tx_bus2 gmac1m1_rgmii_clk gmac1m1_rgmii_bus gpu_pins hdmitxm0_cec hdmitxm1_cec hdmitx_scl hdmitx_sda hdmi_tx_5v_en i2c0_xfer i2c1_xfer i2c2m0_xfer i2c2m1_xfer i2c3m0_xfer i2c3m1_xfer i2c4m0_xfer i2c4m1_xfer i2c5m0_xfer i2c5m1_xfer i2s1m0_lrckrx i2s1m0_lrcktx i2s1m0_mclk i2s1m0_sclkrx i2s1m0_sclktx i2s1m0_sdi0 i2s1m0_sdi1 i2s1m0_sdi2 i2s1m0_sdi3 i2s1m0_sdo0 i2s1m0_sdo1 i2s1m0_sdo2 i2s1m0_sdo3 i2s1m1_lrckrx i2s1m1_lrcktx i2s1m1_mclk i2s1m1_sclkrx i2s1m1_sclktx i2s1m1_sdi0 i2s1m1_sdi1 i2s1m1_sdi2 i2s1m1_sdi3 i2s1m1_sdo0 i2s1m1_sdo1 i2s1m1_sdo2 i2s1m1_sdo3 i2s1m2_lrckrx i2s1m2_lrcktx i2s1m2_mclk i2s1m2_sclkrx i2s1m2_sclktx i2s1m2_sdi0 i2s1m2_sdi1 i2s1m2_sdi2 i2s1m2_sdi3 i2s1m2_sdo0 i2s1m2_sdo1 i2s1m2_sdo2 i2s1m2_sdo3 i2s2m0_lrckrx i2s2m0_lrcktx i2s2m0_mclk i2s2m0_sclkrx i2s2m0_sclktx i2s2m0_sdi i2s2m0_sdo i2s2m1_lrckrx i2s2m1_lrcktx i2s2m1_mclk i2s2m1_sclkrx i2s2m1_sclktx i2s2m1_sdi i2s2m1_sdo i2s3m0_lrck i2s3m0_mclk i2s3m0_sclk i2s3m0_sdi i2s3m0_sdo i2s3m1_lrck i2s3m1_mclk i2s3m1_sclk i2s3m1_sdi i2s3m1_sdo isp_pins jtag_pins lcdc_ctl lcdc_clock lcdc_data16 lcdc_data18 mcu_pins npu_pins pcie20m0_pins pcie20m1_pins pcie20m2_pins pcie20_buttonrstn pcie30x1m0_pins pcie30x1m1_pins pcie30x1m2_pins pcie30x1_buttonrstn pcie30x2m0_pins pcie30x2m1_pins pcie30x2m2_pins pcie30x2_buttonrstn pdmm0_clk pdmm0_clk1 pdmm0_sdi0 pdmm0_sdi1 pdmm0_sdi2 pdmm0_sdi3 pdmm1_clk pdmm1_clk1 pdmm1_sdi0 pdmm1_sdi1 pdmm1_sdi2 pdmm1_sdi3 pdmm2_clk1 pdmm2_sdi0 pdmm2_sdi1 pdmm2_sdi2 pdmm2_sdi3 pmic_pins pmic_int_l pmu_pins pwm0m0_pins pwm0m1_pins pwm1m0_pins pwm1m1_pins pwm2m0_pins pwm2m1_pins pwm3_pins pwm4_pins pwm5_pins pwm6_pins pwm7_pins pwm8m0_pins pwm8m1_pins pwm9m0_pins pwm9m1_pins pwm10m0_pins pwm10m1_pins pwm11m0_pins pwm11m1_pins pwm12m0_pins pwm12m1_pins pwm13m0_pins pwm13m1_pins pwm14m0_pins pwm14m1_pins pwm15m0_pins pwm15m1_pins refclk_pins sata_pins sata0_pins sata1_pins sata2_pins scr_pins sdmmc0_bus4 sdmmc0_clk sdmmc0_cmd sdmmc0_det sdmmc0_pwren sdmmc1_bus4 sdmmc1_clk sdmmc1_cmd sdmmc1_det sdmmc1_pwren sdmmc2m0_bus4 sdmmc2m0_clk sdmmc2m0_cmd sdmmc2m0_det sdmmc2m0_pwren sdmmc2m1_bus4 sdmmc2m1_clk sdmmc2m1_cmd sdmmc2m1_det sdmmc2m1_pwren spdifm0_tx spdifm1_tx spdifm2_tx spi0m0_pins spi0m0_cs0 spi0m0_cs1 spi0m1_pins spi0m1_cs0 spi1m0_pins spi1m0_cs0 spi1m0_cs1 spi1m1_pins spi1m1_cs0 spi2m0_pins spi2m0_cs0 spi2m0_cs1 spi2m1_pins spi2m1_cs0 spi2m1_cs1 spi3m0_pins spi3m0_cs0 spi3m0_cs1 spi3m1_pins spi3m1_cs0 spi3m1_cs1 tsadcm0_shut tsadcm1_shut tsadc_shutorg tsadc_pin uart0_xfer uart0_ctsn uart0_rtsn uart1m0_xfer uart1m0_ctsn uart1m0_rtsn uart1m1_xfer uart1m1_ctsn uart1m1_rtsn uart2m0_xfer uart2m1_xfer uart3m0_xfer uart3m0_ctsn uart3m0_rtsn uart3m1_xfer uart4m0_xfer uart4m0_ctsn uart4m0_rtsn uart4m1_xfer uart5m0_xfer uart5m0_ctsn uart5m0_rtsn uart5m1_xfer uart6m0_xfer uart6m0_ctsn uart6m0_rtsn uart6m1_xfer uart7m0_xfer uart7m0_ctsn uart7m0_rtsn uart7m1_xfer uart7m2_xfer uart8m0_xfer uart8m0_ctsn uart8m0_rtsn uart8m1_xfer uart9m0_xfer uart9m0_ctsn uart9m0_rtsn uart9m1_xfer uart9m2_xfer vopm0_pins vopm1_pins spi0m0_pins_hs spi0m0_cs0_hs spi0m0_cs1_hs spi0m1_pins_hs spi0m1_cs0_hs spi1m0_pins_hs spi1m0_cs0_hs spi1m0_cs1_hs spi1m1_pins_hs spi1m1_cs0_hs spi2m0_pins_hs spi2m0_cs0_hs spi2m0_cs1_hs spi2m1_pins_hs spi2m1_cs0_hs spi2m1_cs1_hs spi3m0_pins_hs spi3m0_cs0_hs spi3m0_cs1_hs spi3m1_pins_hs spi3m1_cs0_hs spi3m1_cs1_hs gmac0_tx_bus2_level3 gmac0_rgmii_bus_level3 gmac1m0_tx_bus2_level3 gmac1m0_rgmii_bus_level3 gmac1m1_tx_bus2_level3 gmac1m1_rgmii_bus_level3 gmac0_rgmii_clk_level2 gmac1m0_rgmii_clk_level2 gmac1m1_rgmii_clk_level2 cpu0_opp_table gpu_opp_table sata0 pipe_phy_grf0 qos_pcie3x1 qos_pcie3x2 qos_sata0 pcie30_phy_grf pcie30phy pcie3x1_intc pcie3x2_intc gmac0 mdio0 gmac0_stmmac_axi_setup gmac0_mtl_rx_setup gmac0_mtl_tx_setup can0 can1 can2 combphy0 chosen hdmi_tx hdmi_tx_in hdmi_tx_5v pdm_codec pdm_sound vcc12v_cam vcc12v_in vcc3v8_cam vcc3v3_sys vcc5v_in 