  V   8     (            
                                   pine64,rock64 rockchip,rk3328                                    +            7Pine64 Rock64      aliases          =/pinctrl/gpio@ff210000           C/pinctrl/gpio@ff220000           I/pinctrl/gpio@ff230000           O/pinctrl/gpio@ff240000           U/serial@ff110000             ]/serial@ff120000             e/serial@ff130000             m/i2c@ff150000            r/i2c@ff160000            w/i2c@ff170000            |/i2c@ff180000            /ethernet@ff540000           /mmc@ff500000            /mmc@ff520000         cpus                         +       cpu@0            cpu           arm,cortex-a53                                                                      x         psci                                      @        &           3           @   @        R           _           p           {   	      cpu@1            cpu           arm,cortex-a53                                                                     x         psci                                      @        &           3           @   @        R           _           p           {   
      cpu@2            cpu           arm,cortex-a53                                                                     x         psci                                      @        &           3           @   @        R           _           p           {         cpu@3            cpu           arm,cortex-a53                                                                     x         psci                                      @        &           3           @   @        R           _           p           {         idle-states         psci       cpu-sleep             arm,idle-state                                 x                             {            l2-cache              cache                               	              @        (           {            opp-table-0           operating-points-v2                  {      opp-408000000               Q          ~        $  @         5      opp-600000000               #F          ~        $  @      opp-816000000               0,          B@        $  @      opp-1008000000              <                  $  @      opp-1200000000              G          (        $  @      opp-1296000000              M?d                   $  @         analog-sound              simple-audio-card           Ai2s         Z           tAnalog          okay       simple-audio-card,cpu                    simple-audio-card,codec                     arm-pmu           arm,cortex-a53-pmu        0         d          e          f          g              	   
            display-subsystem             rockchip,display-subsystem                   hdmi-sound            simple-audio-card           Ai2s         Z           tHDMI            okay       simple-audio-card,cpu                    simple-audio-card,codec                     psci              arm,psci-1.0 arm,psci-0.2            smc       timer             arm,armv8-timer       0                                
        xin24m            fixed-clock                     n6         xin24m          {   I      i2s@ff000000          (    rockchip,rk3328-i2s rockchip,rk3066-i2s                                                         )     7        i2s_clk i2s_hclk                                tx rx                       okay            {         i2s@ff010000          (    rockchip,rk3328-i2s rockchip,rk3066-i2s                                                        *     8        i2s_clk i2s_hclk                                tx rx                       okay            {         i2s@ff020000          (    rockchip,rk3328-i2s rockchip,rk3066-i2s                                                        +     9        i2s_clk i2s_hclk                                 tx rx                     	  disabled          spdif@ff030000            rockchip,rk3328-spdif                                                          .     :      
  mclk hclk                 
        tx          default         *                       okay            {   l      pdm@ff040000              rockchip,pdm                                         =     R        pdm_clk pdm_hclk                          rx          default sleep           *                       4                     	  disabled          syscon@ff100000       &    rockchip,rk3328-grf syscon simple-mfd                                 {   E   io-domains        "    rockchip,rk3328-io-voltage-domain           okay            >           L           Z           h           v                               gpio              rockchip,rk3328-grf-gpio                                {   H      power-controller          !    rockchip,rk3328-power-controller                                    +            {   ;   power-domain@1                                               power-domain@6                             D                  power-domain@5                                   B      A      B                  power-domain@8                                  F                     reboot-mode           syscon-reboot-mode                    RB         RB        RB	         RB         serial@ff110000       &    rockchip,rk3328-uart snps,dw-apb-uart                                        7                  &              baudclk apb_pclk                                tx rx           default         *          !                            	  disabled          serial@ff120000       &    rockchip,rk3328-uart snps,dw-apb-uart                                        8                  '              baudclk apb_pclk                                tx rx           default         *   "   #   $                            	  disabled          serial@ff130000       &    rockchip,rk3328-uart snps,dw-apb-uart                                        9                  (              baudclk apb_pclk                                tx rx           default         *   %                              okay          i2c@ff150000          (    rockchip,rk3328-i2c rockchip,rk3399-i2c                                      $                        +                   7            	  i2c pclk            default         *   &      	  disabled          i2c@ff160000          (    rockchip,rk3328-i2c rockchip,rk3399-i2c                                      %                        +                   8            	  i2c pclk            default         *   '        okay       pmic@18           rockchip,rk805                          (                                 xin32k rk805-clkout2                                default         *   )         #         ;        I   *        U   *        a   *        m   *        y              *        {   k   regulators     DCDC_REG1         
  vdd_logic            
4                    0                          {   <   regulator-state-mem                  # B@         DCDC_REG2           vdd_arm          
4                    0                          {      regulator-state-mem                  # ~         DCDC_REG3           vcc_ddr                      regulator-state-mem                   DCDC_REG4           vcc_io           2Z         2Z                          {      regulator-state-mem                  # 2Z         LDO_REG1            vcc_18           w@         w@                          {      regulator-state-mem                  # w@         LDO_REG2            vcc18_emmc           w@         w@                          {      regulator-state-mem                  # w@         LDO_REG3            vdd_10           B@         B@                          {   F   regulator-state-mem                  # B@                  i2c@ff170000          (    rockchip,rk3328-i2c rockchip,rk3399-i2c                                      &                        +                   9            	  i2c pclk            default         *   +      	  disabled          i2c@ff180000          (    rockchip,rk3328-i2c rockchip,rk3399-i2c                                      '                        +                   :            	  i2c pclk            default         *   ,      	  disabled          spi@ff190000          (    rockchip,rk3328-spi rockchip,rk3066-spi                                      1                        +                                  spiclk apb_pclk                     	        tx rx           default         *   -   .   /   0        okay       flash@0           jedec,spi-nor                        ?        Q            watchdog@ff1a0000              rockchip,rk3328-wdt snps,dw-wdt                                      (                        pwm@ff1b0000              rockchip,rk3328-pwm                                      <            	  pwm pclk            default         *   1        \         	  disabled          pwm@ff1b0010              rockchip,rk3328-pwm                                     <            	  pwm pclk            default         *   2        \         	  disabled          pwm@ff1b0020              rockchip,rk3328-pwm                                      <            	  pwm pclk            default         *   3        \         	  disabled          pwm@ff1b0030              rockchip,rk3328-pwm               0                      <            	  pwm pclk            default         *   4        \         	  disabled          dma-controller@ff1f0000           arm,pl330 arm,primecell                      @                                       g                     	  apb_pclk            ~           {         thermal-zones      soc-thermal                                           5       trips      trip-point0          p                   passive       trip-point1          L                   passive         {   6      soc-crit             s                	   critical             cooling-maps       map0               6      0     	   
                       map1               6           7                          tsadc@ff250000            rockchip,rk3328-tsadc                %                        :                 $          P               $              tsadc apb_pclk          init default sleep          *   8        4   9        ,   8        6      B      
  =tsadc-apb           I         `           okay            v                        {   5      efuse@ff260000            rockchip,rk3328-efuse                &         P                     +                  >        pclk_efuse                 id@7                         cpu-leakage@17                       logic-leakage@19                         cpu-version@1a                                       {   J         adc@ff280000          .    rockchip,rk3328-saradc rockchip,rk3399-saradc                (                        P                             %              saradc apb_pclk         6      V        =saradc-apb        	  disabled          gpu@ff300000          "    rockchip,rk3328-mali arm,mali-450                0               T         Z          W          ]          X          Y          [          \         "  gp gpmmu pp pp0 ppmmu0 pp1 ppmmu1                              	  bus core                :           ;           6      f                       <        {   7      opp-table-gpu             operating-points-v2         {   :   opp-200000000                         g8      opp-300000000                         g8      opp-400000000               ׄ          g8      opp-500000000               e          0      	  disabled             iommu@ff330200            rockchip,iommu               3                       `                                aclk iface                    	  disabled          iommu@ff340800            rockchip,iommu               4        @               b                       F        aclk iface                    	  disabled          video-codec@ff350000              rockchip,rk3328-vpu              5                        	           vdpu                        F      
  aclk hclk           
   =           ;         iommu@ff350800            rockchip,iommu               5        @                                      F        aclk iface                         ;           {   =      video-codec@ff360000          *    rockchip,rk3328-vdec rockchip,rk3399-vdec                6                                               B      A      B        axi ahb cabac core                      A      B        ׄ ׄ          
   >           ;         iommu@ff360480            rockchip,iommu                6       @    6       @               J                       B        aclk iface                         ;           {   >      vop@ff370000              rockchip,rk3328-vop              7        >                                        x     ;        aclk_vop dclk_vop hclk_vop          6                          =axi ahb dclk            
   ?        okay       port            {      endpoint               @        {   G            iommu@ff373f00            rockchip,iommu               7?                                               ;        aclk iface                      okay            {   ?      hdmi@ff3c0000             rockchip,rk3328-dw-hdmi              <                                   #                        F              iahb isfr cec           !   A        &hdmi            default         *   B   C   D        0   E                    okay            =   F        M           {      ports                        +       port@0                  endpoint               G        {   @         port@1                          codec@ff410000            rockchip,rk3328-codec                A                              *      
  pclk mclk           0   E                    okay            ]   H               {         phy@ff430000              rockchip,rk3328-hdmi-phy                 C                        S                     I      y        sysclk refoclk refpclk        	  hdmi_phy                        h   J        tcpu-version                     okay            {   A      clock-controller@ff440000             rockchip,rk3328-cru              D                     I        xin24m          0   E                                    x      =            &      '      (                                                      A      B      D      C      "      \      5                             H                 4                  $        z               I   I   I      |           n6 n6 n6     ׄ     n6 #F L  G рxhxhрxhxh           {         syscon@ff450000       .    rockchip,rk3328-usb2phy-grf syscon simple-mfd                E                              +      usb2phy@100           rockchip,rk3328-usb2phy                            I        phyclk          usb480m_phy                           {           K        okay            {   K   otg-port                      $         ;          <          =           otg-bvalid otg-id linestate         okay            {   Z      host-port                              >         
  linestate           okay            {   [            mmc@ff500000          0    rockchip,rk3328-dw-mshc rockchip,rk3288-dw-mshc              P        @                                  =      !      J      N        biu ciu ciu-drive ciu-sample                       Cр        6      m        =reset           okay                                                  default         *   L   M   N   O           P      mmc@ff510000          0    rockchip,rk3328-dw-mshc rockchip,rk3288-dw-mshc              Q        @                                  >      "      K      O        biu ciu ciu-drive ciu-sample                       Cр        6      n        =reset         	  disabled          mmc@ff520000          0    rockchip,rk3328-dw-mshc rockchip,rk3288-dw-mshc              R        @                                  ?      #      L      P        biu ciu ciu-drive ciu-sample                       Cр        6      o        =reset           okay                                                  default         *   Q   R   S                             ethernet@ff540000             rockchip,rk3328-gmac                 T                                   macirq        8         d      W      X      Z      Y                  M  stmmaceth mac_clk_rx mac_clk_tx clk_mac_ref clk_mac_refout aclk_mac pclk_mac            6      c      
  =stmmaceth           0   E        -           ;           I           okay                  d      f           T   T        Tinput           a           lrgmii           default         *   U        u   V                             '  P           $                 ethernet@ff550000             rockchip,rk3328-gmac                 U                 0   E                          macirq        8         T      S      S      U                  V      I  stmmaceth mac_clk_rx mac_clk_tx clk_mac_ref aclk_mac pclk_mac clk_macphy            6      b      
  =stmmaceth           lrmii               W        -           ;           I           Toutput        	  disabled       mdio              snps,dwmac-mdio                      +       ethernet-phy@0        4    ethernet-phy-id1234.d400 ethernet-phy-ieee802.3-c22                             V        6      d        default         *   X   Y                 {   W            usb@ff580000          2    rockchip,rk3328-usb rockchip,rk3066-usb snps,dwc2                X                                         M        otg         host                                 	            @               !   Z      	  &usb2-phy            okay          usb@ff5c0000              generic-ehci                 \                                         N   K        !   [        &usb         okay          usb@ff5d0000              generic-ohci                 ]                                         N   K        !   [        &usb         okay          mmc@ff5f0000          0    rockchip,rk3328-dw-mshc rockchip,rk3288-dw-mshc              _        @                                  @            M      Q        biu ciu ciu-drive ciu-sample                       Cр        6      h        =reset         	  disabled          usb@ff600000              rockchip,rk3328-dwc3 snps,dwc3               `                        C                  `      a              ref_clk suspend_clk bus_clk         host          
  	utmi_wide            	          	A         	Y         	{         	         	        okay          interrupt-controller@ff811000             arm,gic-400         	                         	      @                                 @             `                       	          {         crypto@ff060000           rockchip,rk3328-crypto                       @                                 P     Q      ;        hclk_master hclk_slave sclk         6      D        =crypto-rst        pinctrl           rockchip,rk3328-pinctrl         0   E                     +            	   gpio@ff210000             rockchip,gpio-bank               !                        3                                               	        	           {   g      gpio@ff220000             rockchip,gpio-bank               "                        4                                               	        	           {   V      gpio@ff230000             rockchip,gpio-bank               #                        5                                               	        	           {   (      gpio@ff240000             rockchip,gpio-bank               $                        6                                               	        	         pcfg-pull-up             	        {   ^      pcfg-pull-down           
        {   f      pcfg-pull-none           
        {   \      pcfg-pull-none-2ma           
        
$           {   e      pcfg-pull-up-2ma             	        
$         pcfg-pull-up-4ma             	        
$           {   _      pcfg-pull-none-4ma           
        
$           {   b      pcfg-pull-down-4ma           
        
$         pcfg-pull-none-8ma           
        
$           {   `      pcfg-pull-up-8ma             	        
$           {   a      pcfg-pull-none-12ma          
        
$           {   c      pcfg-pull-up-12ma            	        
$           {   d      pcfg-output-high             
3      pcfg-output-low          
?      pcfg-input-high          	         
J        {   ]      pcfg-input           
J      i2c0       i2c0-xfer            
W            \            \        {   &         i2c1       i2c1-xfer            
W            \            \        {   '         i2c2       i2c2-xfer            
W            \            \        {   +         i2c3       i2c3-xfer            
W             \             \        {   ,      i2c3-pins            
W              \              \         hdmi_i2c       hdmii2c-xfer             
W             \             \        {   C         pdm-0      pdmm0-clk           
W            \        {         pdmm0-fsync         
W            \      pdmm0-sdi0          
W            \        {         pdmm0-sdi1          
W            \        {         pdmm0-sdi2          
W            \        {         pdmm0-sdi3          
W            \        {         pdmm0-clk-sleep         
W             ]        {         pdmm0-sdi0-sleep            
W             ]        {         pdmm0-sdi1-sleep            
W             ]        {         pdmm0-sdi2-sleep            
W             ]        {         pdmm0-sdi3-sleep            
W             ]        {         pdmm0-fsync-sleep           
W             ]         tsadc      otp-pin         
W             \        {   8      otp-out         
W            \        {   9         uart0      uart0-xfer           
W      	      \            ^        {         uart0-cts           
W            \        {          uart0-rts           
W      
      \        {   !      uart0-rts-pin           
W      
       \         uart1      uart1-xfer           
W            \            ^        {   "      uart1-cts           
W            \        {   #      uart1-rts           
W            \        {   $      uart1-rts-pin           
W             \         uart2-0    uart2m0-xfer             
W             \            ^         uart2-1    uart2m1-xfer             
W             \            ^        {   %         spi0-0     spi0m0-clk          
W            ^      spi0m0-cs0          
W            ^      spi0m0-tx           
W      	      ^      spi0m0-rx           
W      
      ^      spi0m0-cs1          
W            ^         spi0-1     spi0m1-clk          
W            ^      spi0m1-cs0          
W            ^      spi0m1-tx           
W            ^      spi0m1-rx           
W            ^      spi0m1-cs1          
W            ^         spi0-2     spi0m2-clk          
W             ^        {   -      spi0m2-cs0          
W            ^        {   0      spi0m2-tx           
W            ^        {   .      spi0m2-rx           
W            ^        {   /         i2s1       i2s1-mclk           
W            \      i2s1-sclk           
W            \      i2s1-lrckrx         
W            \      i2s1-lrcktx         
W            \      i2s1-sdi            
W            \      i2s1-sdo            
W            \      i2s1-sdio1          
W            \      i2s1-sdio2          
W            \      i2s1-sdio3          
W            \      i2s1-sleep          
W             ]             ]             ]             ]             ]             ]             ]             ]             ]         i2s2-0     i2s2m0-mclk         
W            \      i2s2m0-sclk         
W            \      i2s2m0-lrckrx           
W            \      i2s2m0-lrcktx           
W            \      i2s2m0-sdi          
W            \      i2s2m0-sdo          
W            \      i2s2m0-sleep          `  
W             ]             ]             ]             ]             ]             ]         i2s2-1     i2s2m1-mclk         
W            \      i2s2m1-sclk         
W             \      i2sm1-lrckrx            
W            \      i2s2m1-lrcktx           
W            \      i2s2m1-sdi          
W            \      i2s2m1-sdo          
W            \      i2s2m1-sleep          P  
W             ]              ]             ]             ]             ]         spdif-0    spdifm0-tx          
W             \        {            spdif-1    spdifm1-tx          
W            \         spdif-2    spdifm2-tx          
W             \         sdmmc0-0       sdmmc0m0-pwren          
W            _      sdmmc0m0-pin            
W             _         sdmmc0-1       sdmmc0m1-pwren          
W             _      sdmmc0m1-pin            
W              _        {   h         sdmmc0     sdmmc0-clk          
W            `        {   L      sdmmc0-cmd          
W            a        {   M      sdmmc0-dectn            
W            _        {   N      sdmmc0-wrprt            
W            _      sdmmc0-bus1         
W             a      sdmmc0-bus4       @  
W             a            a            a            a        {   O      sdmmc0-pins         
W             _             _             _             _             _             _             _              _         sdmmc0ext      sdmmc0ext-clk           
W            b      sdmmc0ext-cmd           
W             _      sdmmc0ext-wrprt         
W            _      sdmmc0ext-dectn         
W            _      sdmmc0ext-bus1          
W            _      sdmmc0ext-bus4        @  
W            _            _            _            _      sdmmc0ext-pins          
W              _             _             _             _             _             _             _             _         sdmmc1     sdmmc1-clk          
W            `      sdmmc1-cmd          
W            a      sdmmc1-pwren            
W            a      sdmmc1-wrprt            
W            a      sdmmc1-dectn            
W            a      sdmmc1-bus1         
W            a      sdmmc1-bus4       @  
W            a            a            a            a      sdmmc1-pins         
W             _             _             _             _             _             _             _             _             _         emmc       emmc-clk            
W            c        {   Q      emmc-cmd            
W            d        {   R      emmc-pwren          
W            \      emmc-rstnout            
W            \      emmc-bus1           
W             d      emmc-bus4         @  
W             d            d            d            d      emmc-bus8           
W             d            d            d            d            d            d            d            d        {   S         pwm0       pwm0-pin            
W            \        {   1         pwm1       pwm1-pin            
W            \        {   2         pwm2       pwm2-pin            
W            \        {   3         pwmir      pwmir-pin           
W            \        {   4         gmac-1     rgmiim1-pins         `  
W            `            b            b            `            b            b            b      
      b            b            `      	      `            b            b            `            `             `             `             b             `             `             `             `        {   U      rmiim1-pins         
W            e            c            e            e            e            e      
      e            e            c      	      c             \             \             \             \             \             \         gmac2phy       fephyled-speed10            
W             \      fephyled-duplex         
W             \      fephyled-rxm1           
W            \        {   X      fephyled-txm1           
W            \      fephyled-linkm1         
W            \        {   Y         tsadc_pin      tsadc-int           
W            \      tsadc-pin           
W             \         hdmi_pin       hdmi-cec            
W             \        {   B      hdmi-hpd            
W             f        {   D         cif-0      dvp-d2d9-m0         
W            \            \            \            \            \      	      \      
      \            \            \             \            \            \         cif-1      dvp-d2d9-m1         
W            \            \            \            \            \            \            \            \            \             \            \            \         ir     ir-int          
W             \        {   j         pmic       pmic-int-l          
W             ^        {   )         usb2       usb20-host-drv          
W              \        {   i            chosen          
eserial2:1500000n8         external-gmac-clock           fixed-clock         sY@        gmac_clkin                      {   T      regulator-sdmmc           regulator-fixed            g              default         *   h        vcc_sd           2Z         2Z        
q           {   P      regulator-vcc-host-5v             regulator-fixed            g              default         *   i        vcc_host_5v                           
q   *      regulator-vcc-sys             regulator-fixed         vcc_sys                            LK@         LK@        {   *      ir-receiver           gpio-ir-receiver            b   (              *   j        default       leds          
    gpio-leds      led-0           b   k              
|mmc0          led-1           b   k             
  
|heartbeat            spdif-sound           simple-audio-card           tSPDIF      simple-audio-card,cpu              l      simple-audio-card,codec            m         spdif-dit             linux,spdif-dit                     {   m         	compatible interrupt-parent #address-cells #size-cells model gpio0 gpio1 gpio2 gpio3 serial0 serial1 serial2 i2c0 i2c1 i2c2 i2c3 ethernet0 mmc0 mmc1 device_type reg clocks #cooling-cells cpu-idle-states dynamic-power-coefficient enable-method operating-points-v2 i-cache-size i-cache-line-size i-cache-sets d-cache-size d-cache-line-size d-cache-sets next-level-cache cpu-supply phandle entry-method local-timer-stop arm,psci-suspend-param entry-latency-us exit-latency-us min-residency-us cache-level cache-unified opp-shared opp-hz opp-microvolt clock-latency-ns opp-suspend simple-audio-card,format simple-audio-card,mclk-fs simple-audio-card,name status sound-dai interrupts interrupt-affinity ports #clock-cells clock-frequency clock-output-names clock-names dmas dma-names #sound-dai-cells pinctrl-names pinctrl-0 pinctrl-1 vccio1-supply vccio2-supply vccio3-supply vccio4-supply vccio5-supply vccio6-supply pmuio-supply gpio-controller #gpio-cells #power-domain-cells offset mode-normal mode-recovery mode-bootloader mode-loader reg-io-width reg-shift system-power-controller wakeup-source vcc1-supply vcc2-supply vcc3-supply vcc4-supply vcc5-supply vcc6-supply regulator-name regulator-min-microvolt regulator-max-microvolt regulator-ramp-delay regulator-always-on regulator-boot-on regulator-on-in-suspend regulator-suspend-microvolt spi-max-frequency vcc-supply #pwm-cells arm,pl330-periph-burst #dma-cells polling-delay-passive polling-delay sustainable-power thermal-sensors temperature hysteresis trip cooling-device contribution assigned-clocks assigned-clock-rates pinctrl-2 resets reset-names rockchip,hw-tshut-temp #thermal-sensor-cells rockchip,hw-tshut-mode rockchip,hw-tshut-polarity rockchip,efuse-size bits #io-channel-cells interrupt-names power-domains mali-supply #iommu-cells iommus remote-endpoint phys phy-names rockchip,grf avdd-0v9-supply avdd-1v8-supply mute-gpios nvmem-cells nvmem-cell-names #phy-cells #reset-cells assigned-clock-parents fifo-depth bus-width cap-mmc-highspeed cap-sd-highspeed disable-wp vmmc-supply mmc-hs200-1_8v non-removable vqmmc-supply tx-fifo-depth rx-fifo-depth snps,txpbl clock_in_out phy-supply phy-mode snps,reset-gpio snps,reset-active-low snps,reset-delays-us tx_delay rx_delay phy-handle phy-is-integrated dr_mode g-np-tx-fifo-size g-rx-fifo-size g-tx-fifo-size phy_type snps,dis-del-phy-power-chg-quirk snps,dis_enblslpm_quirk snps,dis-tx-ipgap-linecheck-quirk snps,dis-u2-freeclk-exists-quirk snps,dis_u2_susphy_quirk snps,dis_u3_susphy_quirk #interrupt-cells interrupt-controller ranges bias-pull-up bias-pull-down bias-disable drive-strength output-high output-low input-enable rockchip,pins stdout-path vin-supply linux,default-trigger 