cpu_mips_instr.cc File Reference

Back to the index.

Macros | Functions
cpu_mips_instr.cc File Reference
#include "tmp_mips_loadstore.cc"
#include "cpu_dyntrans.cc"

Go to the source code of this file.

Macros

#define COPROC_AVAILABILITY_CHECK(x)
 
#define COP0_AVAILABILITY_CHECK_INCLUDED
 
#define DYNTRANS_TO_BE_TRANSLATED_HEAD
 
#define DYNTRANS_TO_BE_TRANSLATED_TAIL
 

Functions

int cop0_availability_check (struct cpu *cpu, struct mips_instr_call *ic)
 
 X (invalid)
 
 X (reserved)
 
 X (cpu)
 
 X (nop)
 
 X (beq)
 
 X (beq_samepage)
 
 X (beq_samepage_addiu)
 
 X (beq_samepage_nop)
 
 X (bne)
 
 X (bne_samepage)
 
 X (bne_samepage_addiu)
 
 X (bne_samepage_nop)
 
 X (b)
 
 X (b_samepage)
 
 X (beql)
 
 X (beql_samepage)
 
 X (bnel)
 
 X (bnel_samepage)
 
 X (blez)
 
 X (blez_samepage)
 
 X (blezl)
 
 X (blezl_samepage)
 
 X (bltz)
 
 X (bltz_samepage)
 
 X (bltzl)
 
 X (bltzl_samepage)
 
 X (bgez)
 
 X (bgez_samepage)
 
 X (bgezl)
 
 X (bgezl_samepage)
 
 X (bgezal)
 
 X (bgezal_samepage)
 
 X (bgezall)
 
 X (bgezall_samepage)
 
 X (bltzal)
 
 X (bltzal_samepage)
 
 X (bltzall)
 
 X (bltzall_samepage)
 
 X (bgtz)
 
 X (bgtz_samepage)
 
 X (bgtzl)
 
 X (bgtzl_samepage)
 
 X (jr)
 
 X (jr_ra)
 
 X (jr_ra_addiu)
 
 X (jr_ra_trace)
 
 X (jalr)
 
 X (jalr_trace)
 
 X (j)
 
 X (jal)
 
 X (jal_trace)
 
 X (cache)
 
 X (ins)
 
 X (ext)
 
 X (dext)
 
 X (dsbh)
 
 X (dshd)
 
 X (wsbh)
 
 X (seb)
 
 X (seh)
 
 X (andi)
 
 X (ori)
 
 X (xori)
 
 X (div)
 
 X (divu)
 
 X (ddiv)
 
 X (ddivu)
 
 X (mult)
 
 X (mult_r5900)
 
 X (multu)
 
 X (multu_r5900)
 
 X (dmult)
 
 X (dmultu)
 
 X (tge)
 
 X (tgeu)
 
 X (tlt)
 
 X (tltu)
 
 X (teq)
 
 X (tne)
 
 X (addu)
 
 X (add)
 
 X (daddu)
 
 X (dadd)
 
 X (subu)
 
 X (sub)
 
 X (dsubu)
 
 X (dsub)
 
 X (slt)
 
 X (sltu)
 
 X (and)
 
 X (or)
 
 X (xor)
 
 X (nor)
 
 X (sll)
 
 X (sllv)
 
 X (srl)
 
 X (srlv)
 
 X (sra)
 
 X (srav)
 
 X (dsll)
 
 X (dsllv)
 
 X (dsrl)
 
 X (dsrlv)
 
 X (dsra)
 
 X (dsrav)
 
 X (mul)
 
 X (movn)
 
 X (movz)
 
 X (ror)
 
 X (rorv)
 
 X (por)
 
 X (pextlw)
 
 X (madd)
 
 X (madd_rd)
 
 X (msub)
 
 X (maddu)
 
 X (maddu_rd)
 
 X (msubu)
 
 X (mov)
 
 X (clz)
 
 X (clo)
 
 X (dclz)
 
 X (dclo)
 
 X (addi)
 
 X (addiu)
 
 X (daddi)
 
 X (daddiu)
 
 X (slti)
 
 X (sltiu)
 
 X (set)
 
 X (cfc0)
 
 X (mfc0)
 
 X (mfc0_select0)
 
 X (mtc0)
 
 X (dmfc0)
 
 X (dmfc0_select0)
 
 X (dmtc0)
 
 X (cop1_bc)
 
 X (cop1_slow)
 
 X (syscall)
 
 X (break)
 
 X (reboot)
 
 X (promemul)
 
 X (tlbw)
 
 X (tlbp)
 
 X (tlbr)
 
 X (ei_or_di)
 
 X (rfe)
 
 X (eret)
 
 X (deret)
 
 X (idle)
 
 X (wait)
 
 X (rdhwr_cpunum)
 
 X (rdhwr_cc)
 
 X (ll)
 
 X (lld)
 
 X (sc)
 
 X (scd)
 
 X (lwc1)
 
 X (swc1)
 
 X (ldc1)
 
 X (sdc1)
 
 X (lwl)
 
 X (lwr)
 
 X (ldl)
 
 X (ldr)
 
 X (swl)
 
 X (swr)
 
 X (sdl)
 
 X (sdr)
 
 X (di_r5900)
 
 X (ei_r5900)
 
 X (sw_loop)
 
 X (multi_addu_3)
 
 X (netbsd_r3k_picache_do_inv)
 
 X (addiu_bne_samepage_addiu)
 
 X (xor_andi_sll)
 
 X (andi_sll)
 
 X (lui_ori)
 
 X (lui_addiu)
 
 X (b_samepage_addiu)
 
 X (b_samepage_daddiu)
 
 X (end_of_page)
 
 X (end_of_page2)
 
void COMBINE() sw_loop (struct cpu *cpu, struct mips_instr_call *ic, int low_addr)
 
void COMBINE() netbsd_r3k_cache_inv (struct cpu *cpu, struct mips_instr_call *ic, int low_addr)
 
void COMBINE() nop (struct cpu *cpu, struct mips_instr_call *ic, int low_addr)
 
void COMBINE() sll (struct cpu *cpu, struct mips_instr_call *ic, int low_addr)
 
void COMBINE() ori (struct cpu *cpu, struct mips_instr_call *ic, int low_addr)
 
void COMBINE() addu (struct cpu *cpu, struct mips_instr_call *ic, int low_addr)
 
void COMBINE() addiu (struct cpu *cpu, struct mips_instr_call *ic, int low_addr)
 
void COMBINE() b_daddiu (struct cpu *cpu, struct mips_instr_call *ic, int low_addr)
 
 X (to_be_translated)
 

Macro Definition Documentation

◆ COP0_AVAILABILITY_CHECK_INCLUDED

#define COP0_AVAILABILITY_CHECK_INCLUDED

Definition at line 61 of file cpu_mips_instr.cc.

◆ COPROC_AVAILABILITY_CHECK

#define COPROC_AVAILABILITY_CHECK (   x)
Value:
{ \
const int cpnr = (x); \
int low_pc = ((size_t)ic - (size_t)cpu->cd.mips.cur_ic_page) \
/ sizeof(struct mips_instr_call); \
cpu->pc &= ~((MIPS_IC_ENTRIES_PER_PAGE-1) \
cpu->pc += (low_pc << MIPS_INSTR_ALIGNMENT_SHIFT); \
if (!(cpu->cd.mips.coproc[0]->reg[COP0_STATUS] & \
((1 << cpnr) << STATUS_CU_SHIFT)) ) { \
mips_cpu_exception(cpu, EXCEPTION_CPU, \
0, 0, cpnr, 0, 0, 0); \
return; \
} \
}

Definition at line 43 of file cpu_mips_instr.cc.

◆ DYNTRANS_TO_BE_TRANSLATED_HEAD

#define DYNTRANS_TO_BE_TRANSLATED_HEAD

◆ DYNTRANS_TO_BE_TRANSLATED_TAIL

#define DYNTRANS_TO_BE_TRANSLATED_TAIL

Function Documentation

◆ addiu()

void COMBINE() addiu ( struct cpu cpu,
struct mips_instr_call *  ic,
int  low_addr 
)

Definition at line 3389 of file cpu_mips_instr.cc.

References f(), ic, instr, MIPS_IC_ENTRIES_PER_PAGE, and MIPS_INSTR_ALIGNMENT_SHIFT.

Referenced by netbsd_r3k_cache_inv(), nop(), sw_loop(), and X().

◆ addu()

void COMBINE() addu ( struct cpu cpu,
struct mips_instr_call *  ic,
int  low_addr 
)

Definition at line 3364 of file cpu_mips_instr.cc.

References f(), ic, instr, MIPS_IC_ENTRIES_PER_PAGE, and MIPS_INSTR_ALIGNMENT_SHIFT.

Referenced by X().

◆ b_daddiu()

void COMBINE() b_daddiu ( struct cpu cpu,
struct mips_instr_call *  ic,
int  low_addr 
)

Definition at line 3435 of file cpu_mips_instr.cc.

References f(), ic, instr, MIPS_IC_ENTRIES_PER_PAGE, and MIPS_INSTR_ALIGNMENT_SHIFT.

Referenced by X().

◆ cop0_availability_check()

int cop0_availability_check ( struct cpu cpu,
struct mips_instr_call *  ic 
)

◆ netbsd_r3k_cache_inv()

void COMBINE() netbsd_r3k_cache_inv ( struct cpu cpu,
struct mips_instr_call *  ic,
int  low_addr 
)

Definition at line 3219 of file cpu_mips_instr.cc.

References addiu(), COP0_STATUS, f(), ic, instr, MIPS_IC_ENTRIES_PER_PAGE, MIPS_INSTR_ALIGNMENT_SHIFT, and nop().

Referenced by X().

◆ nop()

void COMBINE() nop ( struct cpu cpu,
struct mips_instr_call *  ic,
int  low_addr 
)

◆ ori()

void COMBINE() ori ( struct cpu cpu,
struct mips_instr_call *  ic,
int  low_addr 
)

Definition at line 3346 of file cpu_mips_instr.cc.

References f(), ic, instr, MIPS_IC_ENTRIES_PER_PAGE, and MIPS_INSTR_ALIGNMENT_SHIFT.

Referenced by X().

◆ sll()

void COMBINE() sll ( struct cpu cpu,
struct mips_instr_call *  ic,
int  low_addr 
)

Definition at line 3323 of file cpu_mips_instr.cc.

References f(), ic, instr, MIPS_IC_ENTRIES_PER_PAGE, and MIPS_INSTR_ALIGNMENT_SHIFT.

Referenced by X().

◆ sw_loop()

void COMBINE() sw_loop ( struct cpu cpu,
struct mips_instr_call *  ic,
int  low_addr 
)

◆ X() [1/185]

X ( add  )

◆ X() [2/185]

X ( addi  )

◆ X() [3/185]

X ( addiu  )

Definition at line 1778 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [4/185]

X ( addiu_bne_samepage_addiu  )

◆ X() [5/185]

X ( addu  )

Definition at line 1476 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [6/185]

X ( and  )

Definition at line 1554 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [7/185]

X ( andi  )

Definition at line 1248 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [8/185]

X ( andi_sll  )

Definition at line 2908 of file cpu_mips_instr.cc.

References cpu::cd, cpu::delay_slot, ic, instr, cpu::mips, cpu::n_translated_instrs, and reg.

◆ X() [9/185]

X ( )

◆ X() [10/185]

X ( b_samepage  )

◆ X() [11/185]

X ( b_samepage_addiu  )

Definition at line 2968 of file cpu_mips_instr.cc.

References cpu::cd, ic, cpu::mips, cpu::n_translated_instrs, and reg.

◆ X() [12/185]

X ( b_samepage_daddiu  )

Definition at line 2982 of file cpu_mips_instr.cc.

References cpu::cd, ic, cpu::mips, and cpu::n_translated_instrs.

◆ X() [13/185]

X ( beq  )

◆ X() [14/185]

X ( beq_samepage  )

◆ X() [15/185]

X ( beq_samepage_addiu  )

Definition at line 214 of file cpu_mips_instr.cc.

References cpu::cd, ic, cpu::mips, MODE_uint_t, cpu::n_translated_instrs, and reg.

◆ X() [16/185]

X ( beq_samepage_nop  )

Definition at line 225 of file cpu_mips_instr.cc.

References cpu::cd, ic, cpu::mips, MODE_uint_t, cpu::n_translated_instrs, and reg.

◆ X() [17/185]

X ( beql  )

◆ X() [18/185]

X ( beql_samepage  )

◆ X() [19/185]

X ( bgez  )

◆ X() [20/185]

X ( bgez_samepage  )

◆ X() [21/185]

X ( bgezal  )

◆ X() [22/185]

X ( bgezal_samepage  )

◆ X() [23/185]

X ( bgezall  )

◆ X() [24/185]

X ( bgezall_samepage  )

◆ X() [25/185]

X ( bgezl  )

◆ X() [26/185]

X ( bgezl_samepage  )

◆ X() [27/185]

X ( bgtz  )

◆ X() [28/185]

X ( bgtz_samepage  )

◆ X() [29/185]

X ( bgtzl  )

◆ X() [30/185]

X ( bgtzl_samepage  )

◆ X() [31/185]

X ( blez  )

◆ X() [32/185]

X ( blez_samepage  )

◆ X() [33/185]

X ( blezl  )

◆ X() [34/185]

X ( blezl_samepage  )

◆ X() [35/185]

X ( bltz  )

◆ X() [36/185]

X ( bltz_samepage  )

◆ X() [37/185]

X ( bltzal  )

◆ X() [38/185]

X ( bltzal_samepage  )

◆ X() [39/185]

X ( bltzall  )

◆ X() [40/185]

X ( bltzall_samepage  )

◆ X() [41/185]

X ( bltzl  )

◆ X() [42/185]

X ( bltzl_samepage  )

◆ X() [43/185]

X ( bne  )

◆ X() [44/185]

X ( bne_samepage  )

◆ X() [45/185]

X ( bne_samepage_addiu  )

Definition at line 271 of file cpu_mips_instr.cc.

References cpu::cd, ic, cpu::mips, MODE_uint_t, cpu::n_translated_instrs, and reg.

◆ X() [46/185]

X ( bne_samepage_nop  )

Definition at line 282 of file cpu_mips_instr.cc.

References cpu::cd, ic, cpu::mips, MODE_uint_t, cpu::n_translated_instrs, and reg.

◆ X() [47/185]

X ( bnel  )

◆ X() [48/185]

X ( bnel_samepage  )

◆ X() [49/185]

X ( break  )

◆ X() [50/185]

X ( cache  )

Definition at line 1140 of file cpu_mips_instr.cc.

References cpu::cd, cpu::mips, and mips_cpu::rmw.

◆ X() [51/185]

X ( cfc0  )

◆ X() [52/185]

X ( clo  )

Definition at line 1717 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [53/185]

X ( clz  )

Definition at line 1706 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [54/185]

X ( cop1_bc  )

◆ X() [55/185]

X ( cop1_slow  )

◆ X() [56/185]

X ( cpu  )

◆ X() [57/185]

X ( dadd  )

◆ X() [58/185]

X ( daddi  )

◆ X() [59/185]

X ( daddiu  )

Definition at line 1799 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [60/185]

X ( daddu  )

Definition at line 1493 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [61/185]

X ( dclo  )

Definition at line 1739 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [62/185]

X ( dclz  )

Definition at line 1728 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [63/185]

X ( ddiv  )

Definition at line 1283 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [64/185]

X ( ddivu  )

Definition at line 1297 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [65/185]

X ( deret  )

◆ X() [66/185]

X ( dext  )

Definition at line 1195 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [67/185]

X ( di_r5900  )

◆ X() [68/185]

X ( div  )

Definition at line 1259 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [69/185]

X ( divu  )

Definition at line 1272 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [70/185]

X ( dmfc0  )

◆ X() [71/185]

X ( dmfc0_select0  )

◆ X() [72/185]

X ( dmtc0  )

◆ X() [73/185]

X ( dmult  )

Definition at line 1343 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [74/185]

X ( dmultu  )

Definition at line 1372 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [75/185]

X ( dsbh  )

Definition at line 1215 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [76/185]

X ( dshd  )

Definition at line 1222 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [77/185]

X ( dsll  )

Definition at line 1567 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [78/185]

X ( dsllv  )

Definition at line 1568 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [79/185]

X ( dsra  )

Definition at line 1574 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [80/185]

X ( dsrav  )

Definition at line 1575 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [81/185]

X ( dsrl  )

Definition at line 1570 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [82/185]

X ( dsrlv  )

Definition at line 1572 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [83/185]

X ( dsub  )

◆ X() [84/185]

X ( dsubu  )

Definition at line 1528 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [85/185]

X ( ei_or_di  )

◆ X() [86/185]

X ( ei_r5900  )

◆ X() [87/185]

X ( end_of_page  )

◆ X() [88/185]

X ( end_of_page2  )

◆ X() [89/185]

X ( eret  )

◆ X() [90/185]

X ( ext  )

Definition at line 1178 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [91/185]

X ( idle  )

◆ X() [92/185]

X ( ins  )

Definition at line 1156 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [93/185]

X ( invalid  )

Definition at line 118 of file cpu_mips_instr.cc.

References fatal().

◆ X() [94/185]

X ( )

◆ X() [95/185]

X ( jal  )

◆ X() [96/185]

X ( jal_trace  )

◆ X() [97/185]

X ( jalr  )

◆ X() [98/185]

X ( jalr_trace  )

◆ X() [99/185]

X ( jr  )

◆ X() [100/185]

X ( jr_ra  )

◆ X() [101/185]

X ( jr_ra_addiu  )

◆ X() [102/185]

X ( jr_ra_trace  )

◆ X() [103/185]

X ( ldc1  )

◆ X() [104/185]

X ( ldl  )

Definition at line 2597 of file cpu_mips_instr.cc.

References ic, and mips_unaligned_loadstore().

◆ X() [105/185]

X ( ldr  )

Definition at line 2598 of file cpu_mips_instr.cc.

References ic, and mips_unaligned_loadstore().

◆ X() [106/185]

X ( ll  )

◆ X() [107/185]

X ( lld  )

◆ X() [108/185]

X ( lui_addiu  )

Definition at line 2946 of file cpu_mips_instr.cc.

References cpu::cd, cpu::delay_slot, ic, instr, cpu::mips, cpu::n_translated_instrs, and reg.

◆ X() [109/185]

X ( lui_ori  )

Definition at line 2927 of file cpu_mips_instr.cc.

References cpu::cd, cpu::delay_slot, ic, instr, cpu::mips, cpu::n_translated_instrs, and reg.

◆ X() [110/185]

X ( lwc1  )

◆ X() [111/185]

X ( lwl  )

Definition at line 2595 of file cpu_mips_instr.cc.

References ic, and mips_unaligned_loadstore().

◆ X() [112/185]

X ( lwr  )

Definition at line 2596 of file cpu_mips_instr.cc.

References ic, and mips_unaligned_loadstore().

◆ X() [113/185]

X ( madd  )

Definition at line 1639 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [114/185]

X ( madd_rd  )

Definition at line 1647 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [115/185]

X ( maddu  )

Definition at line 1664 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [116/185]

X ( maddu_rd  )

Definition at line 1672 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [117/185]

X ( mfc0  )

◆ X() [118/185]

X ( mfc0_select0  )

◆ X() [119/185]

X ( mov  )

Definition at line 1697 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [120/185]

X ( movn  )

Definition at line 1579 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [121/185]

X ( movz  )

Definition at line 1580 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [122/185]

X ( msub  )

Definition at line 1656 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [123/185]

X ( msubu  )

Definition at line 1681 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [124/185]

X ( mtc0  )

◆ X() [125/185]

X ( mul  )

Definition at line 1577 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [126/185]

X ( mult  )

Definition at line 1309 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [127/185]

X ( mult_r5900  )

Definition at line 1316 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [128/185]

X ( multi_addu_3  )

Definition at line 2690 of file cpu_mips_instr.cc.

References addu(), cpu::cd, cpu::delay_slot, ic, instr, cpu::mips, cpu::n_translated_instrs, and reg.

◆ X() [129/185]

X ( multu  )

Definition at line 1326 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [130/185]

X ( multu_r5900  )

Definition at line 1333 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::hi, ic, mips_cpu::lo, cpu::mips, and reg.

◆ X() [131/185]

X ( netbsd_r3k_picache_do_inv  )

◆ X() [132/185]

X ( nop  )

Definition at line 163 of file cpu_mips_instr.cc.

◆ X() [133/185]

X ( nor  )

Definition at line 1557 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [134/185]

X ( or  )

Definition at line 1555 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [135/185]

X ( ori  )

Definition at line 1249 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [136/185]

X ( pextlw  )

Definition at line 1618 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::gpr, mips_cpu::gpr_quadhi, ic, and cpu::mips.

◆ X() [137/185]

X ( por  )

Definition at line 1610 of file cpu_mips_instr.cc.

References cpu::cd, mips_cpu::gpr, mips_cpu::gpr_quadhi, ic, and cpu::mips.

◆ X() [138/185]

X ( promemul  )

◆ X() [139/185]

X ( rdhwr_cc  )

Definition at line 2275 of file cpu_mips_instr.cc.

References cpu::cd, COP0_COUNT, mips_cpu::coproc, ic, cpu::mips, reg, and mips_coproc::reg.

◆ X() [140/185]

X ( rdhwr_cpunum  )

Definition at line 2264 of file cpu_mips_instr.cc.

References cpu::cpu_id, ic, and reg.

◆ X() [141/185]

X ( reboot  )

◆ X() [142/185]

X ( reserved  )

◆ X() [143/185]

X ( rfe  )

◆ X() [144/185]

X ( ror  )

Definition at line 1582 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [145/185]

X ( rorv  )

Definition at line 1592 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [146/185]

X ( sc  )

◆ X() [147/185]

X ( scd  )

◆ X() [148/185]

X ( sdc1  )

◆ X() [149/185]

X ( sdl  )

Definition at line 2601 of file cpu_mips_instr.cc.

References ic, and mips_unaligned_loadstore().

◆ X() [150/185]

X ( sdr  )

Definition at line 2602 of file cpu_mips_instr.cc.

References ic, and mips_unaligned_loadstore().

◆ X() [151/185]

X ( seb  )

Definition at line 1237 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [152/185]

X ( seh  )

Definition at line 1238 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [153/185]

X ( set  )

Definition at line 1821 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [154/185]

X ( sll  )

Definition at line 1558 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [155/185]

X ( sllv  )

Definition at line 1559 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [156/185]

X ( slt  )

Definition at line 1546 of file cpu_mips_instr.cc.

References ic, MODE_int_t, and reg.

◆ X() [157/185]

X ( slti  )

Definition at line 1803 of file cpu_mips_instr.cc.

References ic, MODE_int_t, and reg.

◆ X() [158/185]

X ( sltiu  )

Definition at line 1807 of file cpu_mips_instr.cc.

References ic, MODE_uint_t, and reg.

◆ X() [159/185]

X ( sltu  )

Definition at line 1550 of file cpu_mips_instr.cc.

References ic, MODE_uint_t, and reg.

◆ X() [160/185]

X ( sra  )

Definition at line 1564 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [161/185]

X ( srav  )

Definition at line 1565 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [162/185]

X ( srl  )

Definition at line 1561 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [163/185]

X ( srlv  )

Definition at line 1562 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [164/185]

X ( sub  )

◆ X() [165/185]

X ( subu  )

Definition at line 1510 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [166/185]

X ( sw_loop  )

◆ X() [167/185]

X ( swc1  )

◆ X() [168/185]

X ( swl  )

Definition at line 2599 of file cpu_mips_instr.cc.

References ic, and mips_unaligned_loadstore().

◆ X() [169/185]

X ( swr  )

Definition at line 2600 of file cpu_mips_instr.cc.

References ic, and mips_unaligned_loadstore().

◆ X() [170/185]

X ( syscall  )

◆ X() [171/185]

X ( teq  )

◆ X() [172/185]

X ( tge  )

◆ X() [173/185]

X ( tgeu  )

◆ X() [174/185]

X ( tlbp  )

◆ X() [175/185]

X ( tlbr  )

◆ X() [176/185]

X ( tlbw  )

◆ X() [177/185]

X ( tlt  )

◆ X() [178/185]

X ( tltu  )

◆ X() [179/185]

X ( tne  )

◆ X() [180/185]

X ( to_be_translated  )

Definition at line 3463 of file cpu_mips_instr.cc.

References addiu(), addr, addu(), b_daddiu(), BE32_TO_HOST, BSHFL_DSBH, BSHFL_DSHD, BSHFL_SEB, BSHFL_SEH, BSHFL_WSBH, cpu::byte_order, CACHE_INSTRUCTION, cpu::cd, COMBINE, COP0_COUNT, COP0_DERET, COP0_DI, COP0_EI, COP0_ERET, COP0_HIBERNATE, COP0_RFE, COP0_STANDBY, COP0_STATUS, COP0_SUSPEND, COP0_TLBP, COP0_TLBR, COP0_TLBWI, COP0_TLBWR, COP0_WAIT, COP1_FMT_D, COP1_FMT_L, COP1_FMT_PS, COP1_FMT_S, COP1_FMT_W, mips_cpu::coproc, COPz_BCzc, COPz_CFCz, COPz_CTCz, COPz_DMFCz, COPz_DMTCz, COPz_MFCz, COPz_MFMCz, COPz_MTCz, mips_cpu::cpu_type, cpu::delay_slot, DYNTRANS_L1N, DYNTRANS_L2_64_TABLE, DYNTRANS_L2N, DYNTRANS_L3_64_TABLE, DYNTRANS_L3N, EMUL_LITTLE_ENDIAN, EXC3K, mips_cpu_type_def::exc_model, fatal(), mips_cpu_type_def::flags, mips_cpu::gpr, mips_cpu::hi, HI6_ADDI, HI6_ADDIU, HI6_ANDI, HI6_BEQ, HI6_BEQL, HI6_BGTZ, HI6_BGTZL, HI6_BLEZ, HI6_BLEZL, HI6_BNE, HI6_BNEL, HI6_CACHE, HI6_COP0, HI6_COP1, HI6_COP2, HI6_COP3, HI6_DADDI, HI6_DADDIU, HI6_J, HI6_JAL, HI6_LB, HI6_LBU, HI6_LD, HI6_LDC1, HI6_LDL, HI6_LDR, HI6_LH, HI6_LHU, HI6_LL, HI6_LLD, HI6_LQ_MDMX, HI6_LUI, HI6_LW, HI6_LWC1, HI6_LWC3, HI6_LWL, HI6_LWR, HI6_LWU, HI6_ORI, HI6_REGIMM, HI6_SB, HI6_SC, HI6_SCD, HI6_SD, HI6_SDC1, HI6_SDL, HI6_SDR, HI6_SH, HI6_SLTI, HI6_SLTIU, HI6_SPECIAL, HI6_SPECIAL2, HI6_SQ_SPECIAL3, HI6_SW, HI6_SWC1, HI6_SWL, HI6_SWR, HI6_XORI, ic, if(), instr, cpu::is_32bit, mips_cpu_type_def::isa_level, mips_cpu_type_def::isa_revision, LE32_TO_HOST, mips_cpu::lo, cpu::machine, cpu::mem, MEM_READ, cpu::memory_rw, cpu::mips, MIPS_GPR_RA, MIPS_GPR_ZERO, MIPS_IC_ENTRIES_PER_PAGE, MIPS_INSTR_ALIGNMENT_SHIFT, mips_loadstore, MIPS_R4100, MIPS_R5900, MIPS_RM5200, MMI0_PEXTLW, MMI3_POR, MMI_MADD, MMI_MADDU, MMI_MMI0, MMI_MMI3, MODE_int_t, mips_cpu_type_def::name, netbsd_r3k_cache_inv(), NOFPU, nop(), ori(), page, cpu::pc, mips_coproc::reg, REGIMM_BGEZ, REGIMM_BGEZAL, REGIMM_BGEZALL, REGIMM_BGEZL, REGIMM_BLTZ, REGIMM_BLTZAL, REGIMM_BLTZALL, REGIMM_BLTZL, mips_cpu_type_def::rev, mips_cpu::scratch, machine::show_trace_tree, sll(), SPECIAL2_CLO, SPECIAL2_CLZ, SPECIAL2_DCLO, SPECIAL2_DCLZ, SPECIAL2_MADD, SPECIAL2_MADDU, SPECIAL2_MSUB, SPECIAL2_MSUBU, SPECIAL2_MUL, SPECIAL3_BSHFL, SPECIAL3_DBSHFL, SPECIAL3_DEXT, SPECIAL3_DEXTM, SPECIAL3_DEXTU, SPECIAL3_EXT, SPECIAL3_INS, SPECIAL3_RDHWR, SPECIAL_ADD, SPECIAL_ADDU, SPECIAL_AND, SPECIAL_BREAK, SPECIAL_DADD, SPECIAL_DADDU, SPECIAL_DDIV, SPECIAL_DDIVU, SPECIAL_DIV, SPECIAL_DIVU, SPECIAL_DMULT, SPECIAL_DMULTU, SPECIAL_DSLL, SPECIAL_DSLL32, SPECIAL_DSLLV, SPECIAL_DSRA, SPECIAL_DSRA32, SPECIAL_DSRAV, SPECIAL_DSRL, SPECIAL_DSRL32, SPECIAL_DSRLV, SPECIAL_DSUB, SPECIAL_DSUBU, SPECIAL_JALR, SPECIAL_JR, SPECIAL_MFHI, SPECIAL_MFLO, SPECIAL_MOVN, SPECIAL_MOVZ, SPECIAL_MTHI, SPECIAL_MTLO, SPECIAL_MULT, SPECIAL_MULTU, SPECIAL_NOR, SPECIAL_OR, SPECIAL_SLL, SPECIAL_SLLV, SPECIAL_SLT, SPECIAL_SLTU, SPECIAL_SRA, SPECIAL_SRAV, SPECIAL_SRL, SPECIAL_SRLV, SPECIAL_SUB, SPECIAL_SUBU, SPECIAL_SYNC, SPECIAL_SYSCALL, SPECIAL_TEQ, SPECIAL_TGE, SPECIAL_TGEU, SPECIAL_TLT, SPECIAL_TLTU, SPECIAL_TNE, SPECIAL_XOR, TO_BE_DELAYED, and cpu::translation_readahead.

◆ X() [181/185]

X ( wait  )

Definition at line 2250 of file cpu_mips_instr.cc.

References cop0_availability_check(), ic, idle(), and instr.

◆ X() [182/185]

X ( wsbh  )

Definition at line 1231 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [183/185]

X ( xor  )

Definition at line 1556 of file cpu_mips_instr.cc.

References ic, and reg.

◆ X() [184/185]

X ( xor_andi_sll  )

Definition at line 2888 of file cpu_mips_instr.cc.

References cpu::cd, cpu::delay_slot, ic, instr, cpu::mips, cpu::n_translated_instrs, and reg.

◆ X() [185/185]

X ( xori  )

Definition at line 1250 of file cpu_mips_instr.cc.

References ic, and reg.

mips_coproc::reg
uint64_t reg[N_MIPS_COPROC_REGS]
Definition: cpu_mips.h:102
mips_cpu::coproc
struct mips_coproc * coproc[N_MIPS_COPROCS]
Definition: cpu_mips.h:219
EXCEPTION_CPU
#define EXCEPTION_CPU
Definition: cop0.h:194
cpu::mips
struct mips_cpu mips
Definition: cpu.h:443
cpu::cd
union cpu::@1 cd
ic
struct arm_instr_call * ic
Definition: tmp_arm_multi.cc:50
STATUS_CU_SHIFT
#define STATUS_CU_SHIFT
Definition: cop0.h:111
MIPS_INSTR_ALIGNMENT_SHIFT
#define MIPS_INSTR_ALIGNMENT_SHIFT
Definition: cpu_mips.h:189
MIPS_IC_ENTRIES_PER_PAGE
#define MIPS_IC_ENTRIES_PER_PAGE
Definition: cpu_mips.h:190
cpu
Definition: cpu.h:326
COP0_STATUS
#define COP0_STATUS
Definition: cop0.h:109

Generated on Tue Mar 24 2020 14:04:48 for GXemul by doxygen 1.8.17